

GRADO EN INGENIERÍA EN TECNOLOGÍAS DE TELECOMUNICACIÓN

TRABAJO FIN DE GRADO

HOW TO LIFT AND VERIFY CONTROL DIFFERENTIAL EQUATIONS FROM MACHINE CODE OF CYBER-PHYSICAL SYSTEMS

Autor Javier Jarauta Gastelu

> Director Kirill Levchenko

> > Madrid

May 2022

Declaro, bajo mi responsabilidad, que el Proyecto presentado con el título How to Lift and Verify Differential Equations from Machine Code of Cyber-Physical Systems

en la ETS de Ingeniería - ICAI de la Universidad Pontificia Comillas en el curso académico 2021/22 es de mi autoría, original e inédito y no ha sido presentado con anterioridad a otros efectos.

El Proyecto no es plagio de otro, ni total ni parcialmente y la información que ha sido tomada de otros documentos está debidamente referenciada.

Fdo.: Javier Jarauta Gastelu

Fecha: 2022/.06/.05

Autorizada la entrega del proyecto EL DIRECTOR DEL PROYECTO

Vin Ahlo

Fdo.: Kirill Levchenko Fecha: 2022/06/05



GRADO EN INGENIERÍA EN TECNOLOGÍAS DE TELECOMUNICACIÓN

TRABAJO FIN DE GRADO

HOW TO LIFT AND VERIFY CONTROL DIFFERENTIAL EQUATIONS FROM MACHINE CODE OF CYBER-PHYSICAL SYSTEMS

Autor Javier Jarauta Gastelu

> Director Kirill Levchenko

> > Madrid

May 2022

Acknowledgements y Agradecimientos

En un principio, quiero agradecer a mi familia, especialmente a mis padres y a mi hermano, por haberme dado la oportunidad de llegar a este punto. Sin ellos, ni el proyecto, ni el intercambio, ni mi educación habrían sido posibles. Ellos me han apoyado a lo largo de este camino de altibajos y les estaré siempre agradecidos por haberme traido hasta aquí. Al fin y al cabo, la espinita de la ciberseguridad no ha salido de la nada.

Second, I would like to express my deepest gratitude to Kirill Levchenko, Maxwell Bland, and Tzu-Bin Yan. Their support over the past year in the laboratory and everything they have taught me made this research possible. I would like to mention Max especially, as he made this project happen. The patience to explain core concepts and the push to get it done, made this project a success, much better than I could even envision.

Third, I would like to thank the support from ICAI, Rafael Palacios, Gregorio López, Álvaro López and all of the teachers, who have provided feedback and helped throughout the research and my engineering degree. A special mention to the team at the University of Illinois to make my exchange program happen.

Por último, quería agradecer a mis amigos, desde el colegio hasta la universidad, pasando por el conservatorio, por todo el apoyo y la ayuda que me han dado.

CÓMO OBTENER Y VERIFICAR LAS ECUACIONES DIFE-RENCIALES DE CONTROL DESDE EL CÓDIGO MÁQUINA DE SISTEMAS CIBER-FÍSICOS

Autor: Jarauta Gastelu, Javier

Director: Levchenko, Kirill Entidad Colaboradora: University of Illinois at Urbana-Champaign - Security and Privacy Research at Illinois (S&PR@I)

RESUMEN DEL PROYECTO

En este proyecto, se ha desarrollado una herramienta, que hemos denominado "InteGreat", que obtiene las ecuaciones de control de dispositivos embebidos. Mediante técnicas de ingeniería inversa y ejecución simbólica, se realiza la lectura de la memoria del dispositivo, y se ejecuta una inferencia de las ecuaciones de control de dicho dispositivo hasta un lenguaje de programación de alto nivel como Python. De esta manera, se representan de manera simple los cálculos y ecuaciones que gobiernan los bucles de control del dispositivo ciber-físico en cuestión, por lo que se podrán identificar vulnerabilidades y errores de programación con el objetivo de mejorar la ciberseguridad y calidad funcional del mismo.

Palabras clave: sistemas embebidos, sistemas ciber-físicos, ciberseguridad, ecuaciones de control, ejecución simbólica, decompilación, desensamblado, angr, Ghidra, radare2.

1 Introducción

Durante años, se han realizado numerosos intentos con mayor o menor éxito, para la obtención de las ecuaciones de control que gobiernan a los sistemas complejos. Desde los primeros pasos, cuando Poincaré trabajó en 1899 en el movimiento de cuerpos celestes, ha habido un gran progreso en las diferentes técnicas y metodologías. [1] El estudio de las interacciones complejas de sistemas se denomina la teoría de sistemas dinámicos, y tuvo su gran expansión a partir del año 1970. [2]

A su vez, los dispositivos embebidos y ciber-físicos, es decir, aquellos que incorporan tanto componentes de *Hardware* como de *Software* han tenido un crecimiento exponencial desde la aparición de los primeros en el año 1968. Se estima que en la actualidad existen más de 10.000 millones de dispositivos, promovidos por un abaratamiento de la tecnología y la reducción de tamaño de los componentes electrónicos, siendo una de sus principales realidades, los dispositivos IoT, así como los sistemas de ayuda a la movilidad y navegación en vehículos terrestres y aéreos. [3]

Sin embargo, a pesar de que el crecimiento de ambas tecnologías se ha potenciado enormemente en años recientes, no existen técnicas concretas ni una metodología

formalizada que permitan realizar la verificación de la seguridad y correcta implementación de dichos dispositivos. La herramienta InteGreat objeto del presente proyecto pretende conseguir una mayor facilidad para dicha verificación y análisis, e implantar una metodología formal del proceso de análisis. [4]

2 Definición del proyecto

En este proyecto se busca diseñar y desarrollar una herramienta, que permita un análisis sencillo a alto nivel de sistemas ciber-físicos que posean al menos, un bucle de control. El objeto del proyecto incluye el desarrollo de la herramienta semiautomática, y el planteamiento inicial para su transformación en una herramienta automática, que será objeto de posteriores estudios de investigación. Para ello, se ha realizado la investigación y el desarrollo en dos ejes principales. En primer lugar, se ha trabajado en la obtención de las ecuaciones de control mediante técnicas de ingeniería inversa (decompilación y desensamblado) y ejecución simbólica. Y el segundo eje de investigación ha consistido en la correcta verificación y utilidad de dichas ecuaciones. De esta manera, se presenta un paquete completo, multi-arquitectura y multi-plataforma que realiza dicho análisis y presenta al usuario con un paquete que ejecuta el análisis de dispositivos embebidos.

La herramienta ha sido verificada y probada con tres dispositivos distintos, aunque uno de ellos no ha sido posible completarlo. En un principio, el primer dispositivo de análisis ha sido un quadricóptero, a través del cual se ha realizado una prueba de concepto y se ha verificado la obtención de las ecuaciones de control. En segundo lugar, se ha realizado el análisis de un PLC de control. Este dispositivo ha sido verificado y las ecuaciones de control han sido obtenidas en Python al igual que el quadricóptero. La ventaja de su análisis es que ha permitido la simulación de un ciberataque ya realizado, con resultados satisfactorios. Y finalmente, el último dispositivo, del cual se ha hecho un análisis parcial es un radar de automoción, el cual presenta una arquitectura completamente distinta a los anteriores. Sin embargo, no ha sido posible la obtención de las ecuaciones de control.

3 Descripción de la herramienta

La herramienta InteGreat presenta dos flujos principales de ejecución y una sección de análisis, dependiendo de la complejidad del sistema a evaluar y las necesidades específicas de arquitectura. De esta manera, se pueden identificar las siguientes estructuras en el flujo de datos y análisis.

(a) Flujo de ejecución manual

En el flujo manual es necesario realizar una previa investigación mediante un decompilador como Ghidra o radare2 para poder obtener tanto el bucle de control como el punto de entrada en la aplicación (aunque esto último es fácilmente reconocido por cualquiera de las dos herramientas). Así, el análisis sigue el esquema presentado en la Figura 1.

Como se observa en dicho flujo, este presenta las siguientes herramientas por orden: ghidra, pseudo-C, Jupyter Notebook, angr y Python. Así, este se inicia con un fichero binario, es decir la lectura de la memoria directamente desde el dispositivo ciber-físico. Prosigue con el desensamblado y decompilación



Figura 1: Flujo del programa manual

- mediante la herranizita desarrollada por la NSA (National Security Agency) in finite a Shi a spin reliza una increación de código pseudo-C. Este se utiliza para obtenta ormación básica del sistema binario como dirección de memoria de entrada y otros parámetros como nombres de funciones. Posteriormente se utilizó Jupyter Notebook y Python para obtener tanto, registros de entrada y salida de las funciones como sus parámetros y el tamaño esperado de la variable (8/16/32 bits). A continuación se realiza la ejecución simbólica mediante angr, y finalmente se crea un fichero en Python que permite la ejecución y el análisis de las ecuaciones de control.
 - (b) Flujo de ejecución automático

En el caso del fuir tomático es similar dinanual, por simplifica al utilizar heranter as el cor es: radare2/r2gudr angr y manual que se realiza en Ghidra a otros decompiladores en línea de comandos, en este caso radare. Aún así, cabe destacar que cierto análisis manual siempre es necesario. Este flujo simplificado se observa en la Figura 2.



Figura 2: Flujo del programa automático

Como se observa en este flujo secundario, el análisis es mucho más sencillo de cara al usuario, y presenta un funcionamiento bastante similar, aunque, existen diferencias. En vez del uso de Ghidra, se utiliza el decompilador y desensamblador de este a través de radare2 que permite la ejecución en línea de comandos. Posteriormente, y utilizando la integración de angr y claripy se ejecuta simbólicamente el archivo binario y finalmente se guardan las ecuaciones obtenidas en un fichero Python.

(c) Análisis de accesibilidad

Para la demostración de la utilidad de la herramienta, se ha realizado un análisis de accesibilidad utilizando para ello DaDRA. Para este análisis de accesibilidad, se utilizan las ecuaciones obtenidas del quadricóptero, y se realizan una serie de gráficos para demostrar la técnica. Aún así, el análisis de accesibilidad es reducido debido a las limitaciones de tiempo y de la herramienta.

4 Resultados

Los resultados de la aplicación de la herramienta InteGreat, han sido altamente satisfactorios, habiendo obtenido en los dos principales casos analizados, es decir el quadricóptero y el PLC, resultados muy positivos en cuanto a las ecuaciones obtenidas. Estas han permitido un análisis a fondo de la ciberseguridad y calidad del sistema de control de dichos dispositivos. La metodología así como la herramienta InteGreat desarrollada, abren un camino nuevo de análisis y verificación de todo tipo de dispositivos ciber-físicos cuya masiva implantación, van a transformar nuestra sociedad en los próximos años, y es crítico que se realice tras un profundo análisis de riesgos y vulnerabilidades de los mismos, que es el objetivo final de InteGreat.

5 Conclusiones

Con los resultados del proyecto, se concluye que la inferencia de las ecuaciones de control desde la memoria del dispositivo ciber-físico hasta un lenguaje de alto nivel como Python, es posible y viable. Todo ello, se ha podido implementar mediante la herramienta InteGreat, habiendo evidenciado la simulación de un ciberataque en un dispositivo PLC y la correcta implementación de los filtros en el quadricóptero.

Hay una serie de cuestiones que se tienen que mejorar, como la automatización o la obtención más fácilmente de parámetros de ejecución. Aún así, la herramienta cumple con su función y permite analizar correctamente un dispositivo ciber-físico.

6 Referencias

- Chutinan, A., & Krogh, B. (2003). Computational techniques for hybrid system verification. *IEEE Transactions on Automatic Control*, 48(1), 64-75. https: //doi.org/10.1109/tac.2002.806655
- Strogatz, S. H. (2001). Nonlinear Dynamics and Chaos: With Applications to Physics, Biology, Chemistry, and Engineering (Studies in Nonlinearity) (1.a ed.). Westview Pr (Short Disc).
- [3] Moore, S. (2021, 13 abril). Cyber-Physical Systems Must be Part of Your Security Strategy. Gartner. Recuperado 5 de junio de 2022, de https://www.ga rtner.com/smarterwithgartner/develop-a-security-strategy-for-cyb er-physical-systems
- [4] INCIBE-CERT. (2021, 13 abril). Introducción a los sistemas embebidos. INCIBE-CERT - Blog. Recuperado 5 de junio de 2022, de https://www.incibe-cer t.es/blog/introduccion-los-sistemas-embebidos

HOW TO LIFT AND VERIFY CONTROL DIFFERENTIAL EQUA-TIONS FROM THE MACHINE CODE OF CYBER-PHYSICAL SYSTEMS

Author: Jarauta Gastelu, Javier

Supervisor: Levchenko, Kirill Collaborating Entity: University of Illinois at Urbana-Champaign - Security and Privacy Research at Illinois (SPR@I)

ABSTRACT

In this project, a tool called "InteGreat" was developed to obtain the control equations of embedded systems. Through the use of reverse engineering and symbolic execution, the memory of the device is read and the inference of the control equations of that device up to a high-level programming language like Python is performed. By means of this tool, the equations and calculations that govern the control loops of the cyber-physical device are presented in an easy way. With this tool, it will be easy to identify vulnerabilities and programming errors with the objective of improving device cybersecurity and functional quality.

Keywords: embedded systems, cyber-physical systems, cybersecurity, control equations, symbolic execution, decompilation, disassembly, angr, Ghidra, radare2.

1 Introduction

Over the years, numerous attempts have been made with more or less success to obtain the control equations that govern complex systems. From the first steps, when Poincaré worked on 1899 on the movement of celestial bodies, there has been great progress in different techniques and methodologies [1]. The study of complex interactions within systems is called dynamical systems theory and had its great expansion from 1970 [2].

Meanwhile, embedded and cyber-physical systems, that is, those that combine both hardware and software, have had an exponential development since the first systems appeared in 1968. Some of the latest estimates believe that there are more than 10,000 million devices. Growth is facilitated by a reduction in the cost of technology and the reduction in size. Some examples of these devices are IoT systems, traffic management systems, and navigation in maritime and land transportation [3].

However, even though both technologies have expanded greatly in recent years, there are no concrete techniques or formal methodologies that allow verification and

security analysis of the implementation of those devices. The tool being developed, InteGreat, aims to achieve an easier methodology for this verification and analysis and implement a formal methodology of the analysis process [4].

2 Project definition

In this project, the objective is to design and develop a tool that could be easily analyzed on high-level cyber-physical systems that have a control loop. The objective of the project includes the development of the semi-automatic tool and the initial approach to develop it into a fully automatic tool, which will be part of future research. To achieve this goal, research and development focused on two main objectives. First, we lift the control equations using reverse engineering techniques (decompilation and disassembly) and symbolic execution. Second, correct verification and use of the lifted equations. With both steps, a complete multi-architecture, multi-platform package is presented, which provides the user with packages that perform embedded system analysis.

The tool has been verified and executed with three different devices; however, the analysis of the latest was not fully completed. The device that was first analyzed was a drone through which an initial proof-of-concept and equation lifting were performed. Second, a control PLC device was analyzed. This device was verified, and the control equations were lifted to Python, just like the drone. The advantage of its analysis is that a cyberattack was simulated with adequate results. And finally, a partial analysis was done on an automotive radar system. However, the equation lifting was not completed with the radar.

3 Description of the tool

The tool Integreat has two main execution workflows and an analysis section, depending on the complexity of the system to evaluate and the specific requirements of the architecture. The following structures are then possible to identify in the data analysis.

(a) Manual workflow

In the manual analysis, it is necessary to perform some previous investigation using ghidra or radare, to obtain both the control loop and the entry point (this is easily recognizable by the tools). The analysis then follows the flow presented in Figure 1.



Figure 1: Manual program workflow

As can be seen, this workflow presents the following tools in order: ghidra, pseulored lupyter brebook, angr, and Pythen. The workflow starts with a binary file that is provided by the visco physical devices memory. It then continues with the disassembly and decompilation through Ghidra, developed by the NSA

(National Security Agency). Ghidra performs an inference of the binary file into pseudo-C code. This is used to obtain basic information from the system, such as entry address, and others like function parameters and signatures. Later, input and output registers, function parameters, and register size (8/16/32) bits) are obtained using Jupyter Notebook and Python. After that, symbolic execution is performed on the file with angr, and finally the program outputs a Python file that allows for the execution and analysis of the control equations.

(b) Automatic workflow

In the case of the store of the solution of th



Figure 2: Automatic program workflow

As observed, the analysis is much simpler in terms of user usability; however, the workflow is similar to that of the manual steps. Instead of using Ghidra, the workflow uses its decompiler and disassembler through radare2, which allows command-line execution. Later, using the integration between angr and claripy, the program executes the binary file and saves the control equations in a Python file.

(c) Reachability analysis

To demonstrate the usefulness of the tool, a reachability analysis is performed using DaDRA. This reachability analysis uses the equations obtained from the Drone, and a series of graphs are built to demonstrate the technique. However, the scope of the reachability analysis is limited due to time and tool constraints.

4 Results

The results of the InteGreat tool are satisfactory, having obtained really positive results in the two main devices analyzed in terms of the lifted equations. These have allowed deep cybersecurity and system quality analysis. The methodology and InteGreat tool open a new path for the analysis and verification of a large number of cyber-physical systems whose massive expansion will transform the society in the next few years. Then it is critical to perform a deep vulnerability and risk analysis of those, which is the end goal of InteGreat.

5 Conclusions

Once the project is done, it is possible to conclude that inference of the control equations from the cyber-physical device's memory to a high-level programming language like Python is possible and viable. All of this was possible to combine by means of InteGreat, having evidenced the simulation of a cyberattack on a PLC device and the correct implementation of the filtering functions in a drone.

There are several technical problems that must be improved upon, such as automation or the easier acquisition of execution parameters. However, the tool performs its duty correctly and allows for the analysis of a cyber-physical system.

6 References

- Chutinan, A., & Krogh, B. (2003). Computational techniques for hybrid system verification. *IEEE Transactions on Automatic Control*, 48(1), 64-75. https://doi.org/10.1109/tac.2002.806655
- Strogatz, S. H. (2000). Nonlinear Dynamics And Chaos: With Applications To Physics, Biology, Chemistry, And Engineering (Studies in Nonlinearity) (1st ed.). Westview Press.
- [3] Moore, S. (2021, April 13). Cyber-Physical Systems Must be Part of Your Security Strategy. Gartner. Retrieved June 5, 2022, from https://www.gart ner.com/smarterwithgartner/develop-a-security-strategy-for-cyber -physical-systems
- [4] INCIBE-CERT. (2021, April 13). Introduction to Embedded Systems. INCIBE-CERT - Blog. Retrieved June 5, 2022, from https://www.incibe-cert.es/e n/blog/introduction-embedded-systems

Contents

I.1 Embedded Systems III.1 I.1.1 Desirable Characteristics III.2 I.1.2 Components III.2 I.1.3 Classification III.2 I.1.3 Classification III.2 I.2.1 History and Development III.2 I.2.2 Verification III.2 I.2.3 Future Development III.2 I.3.1 History IIII.2 I.3.2 Types of Dynamical Systems IIII.2 I.3.3 Dynamical Systems Theory and Control Theory IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	1	Intr	roduction 1
I.1.1 Desirable Characteristics I.1.2 Components I.1.3 Classification I.1.3 Classification I.2.1 History and Development I.2.2 Verification I.2.3 Future Development I.2.3 Future Development I.3.1 History I.3.2 Types of Dynamical Systems I.3.3 Dynamical Systems I.3.4 History I.3.5 Types of Dynamical Systems I.3.6 Dynamical Systems I.3.7 Types of Dynamical Systems I.3.8 Dynamical Systems Theory and Control Theory I.4.1 Continuous and Discrete Systems I.4.2 Finite State Machines I.4.3 Automata Models I.4.4 Domain Specific Languages (DSL) I.4.4 Domain Specific Languages (DSL) I.4.4 Domain Specific Languages (DSL) I 2.1 Reverse Engineering 1' 2.1.1 Decompilers and Disassemblers 12.2 Execution 2.3 PLC Binary Analysis 2.3.1 PLC Architecture and Characteristics 2.3.2 Proportional Integral Derivative (PID) Controller 2.3.3 ICSREF PLC Analysis Tool 2.4.1 DaDRA		1.1	Embedded Systems
I.1.2 Components I.1.3 Classification I.2 Cyber-Physical Systems I.2.1 History and Development I.2.2 Verification I.2.3 Future Development I.2.3 Future Development I.2.3 Future Development I.3.1 History I.3.2 Types of Dynamical Systems I.3.3 Dynamical Systems Theory and Control Theory I.4.4 System Representation and Abstractions I.4.1 Continuous and Discrete Systems I.4.2 Finite State Machines I.4.3 Automata Models I.4.4 Domain Specific Languages (DSL) I.4.5 Symbolic Execution 2.2 Symbolic Execution 2.2.1 History 2.2.2 Execution Tools 2.2.1 History 2.2.2 Execution Tools 2.3			1.1.1 Desirable Characteristics
1.1.3 Classification 0 1.2 Cyber-Physical Systems 1 1.2.1 History and Development 1 1.2.2 Verification 2 1.2.3 Future Development 2 1.3 Dynamical Systems 2 1.3.1 History 2 1.3.2 Types of Dynamical Systems 2 1.3.3 Dynamical Systems Theory and Control Theory 16 1.4.3 System Representation and Abstractions 1 1.4.3 Continuous and Discrete Systems 1 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 1 1.4.4 Domain Specific Languages (DSL) 14 2.1 Reverse Engineering 14 2.1 Discrete Systems 14 2.2 Symbolic Execution 2 2.2.1 History 2 2.2.1 History 2 2.3 PLC Architecture and Characteristics 2 2.3.1 PLC Architecture and Characteristics 2 2.3.3			$1.1.2 \text{Components} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
I.2 Cyber-Physical Systems 1.2.1 I.2.1 History and Development 1.2.2 Verification 1.2.3 Future Development 1.2.3 I.2.3 Future Development 1.2.3 Future Development 1.2.3 I.3.1 History 1.3.1 History 1.3.2 I.3.2 Types of Dynamical Systems 1.3.3 Dynamical Systems 1.3.3 I.3.3 Dynamical Systems Theory and Control Theory 1.4 1.4 System Representation and Abstractions 1.4.1 1.4.2 Finite State Machines 1.3.1 I.4.2 Finite State Machines 1.3.1 1.4.2 Finite State Machines 1.3.1 I.4.3 Automata Models 1.3.1 1.4.3 Automata Models 1.3.1 I.4.4 Domain Specific Languages (DSL) 1.4 1.4 1.4.4 Domain Specific Languages (DSL) 1.4 2.1 Reverse Engineering 1.4 1.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4 1.4.4			$1.1.3 \text{Classification} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
I.2.1 History and Development 8 I.2.2 Verification 8 I.2.3 Future Development 9 I.3 Dynamical Systems 9 I.3.1 History 9 I.3.2 Types of Dynamical Systems 9 I.3.3 Dynamical Systems Theory and Control Theory 10 I.4 System Representation and Abstractions 11 I.4.1 Continuous and Discrete Systems 11 I.4.2 Finite State Machines 11 I.4.3 Automata Models 12 I.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 17 2.1.1 Decompilers and Disassemblers 12 2.2 Symbolic Execution 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 22 2.3.1 PLC Architecture and Characteristics 22 2.3.2 Proportional Integral Derivative (PID) Controller 23 2.4 Reachability Analysis 24 2.4.1 DaDRA 24		1.2	Cyber-Physical Systems
1.2.2 Verification 8 1.3 Future Development 9 1.3 Dynamical Systems 9 1.3.1 History 9 1.3.2 Types of Dynamical Systems 9 1.3.3 Dynamical Systems Theory and Control Theory 10 1.4 System Representation and Abstractions 11 1.4.1 Continuous and Discrete Systems 11 1.4.2 Finite State Machines 11 1.4.2 Finite State Machines 11 1.4.3 Automata Models 11 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 22 2.3.1 PLC Architecture and Characteristics 22 2.3.2 Proportional Integral Derivative (PID) Controller 22 2.3.3 ICSREF PLC Analysis Tool 24			1.2.1 History and Development
I.2.3 Future Development 9 I.3 Dynamical Systems 9 I.3.1 History 9 I.3.2 Types of Dynamical Systems 9 I.3.3 Dynamical Systems 9 I.3.3 Dynamical Systems Theory and Control Theory 10 I.4 System Representation and Abstractions 11 I.4.1 Continuous and Discrete Systems 11 I.4.2 Finite State Machines 12 I.4.3 Automata Models 12 I.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 17 I.4.4 Domain Specific Languages (DSL) 14 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 22 2.3.1 PLC Architecture and Characteristics 22 2.3.1 PLC Architecture and Characteristics 24 <			$1.2.2 \text{Verification} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
1.3 Dynamical Systems 9 1.3.1 History 9 1.3.2 Types of Dynamical Systems 9 1.3.3 Dynamical Systems Theory and Control Theory 10 1.4 System Representation and Abstractions 11 1.4.1 Continuous and Discrete Systems 11 1.4.2 Finite State Machines 11 1.4.3 Automata Models 11 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 17 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 14 2.2 Symbolic Execution 22 2.2.1 History 24 2.3 PLC Binary Analysis 24 2.3 ICSREF PLC Analysis Tool 24 2.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4 Reachability Analysis 24			1.2.3 Future Development
I.3.1 History Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.3.3 Dynamical Systems Theory and Control Theory Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4 System Representation and Abstractions Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.1 Continuous and Discrete Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.2 Finite State Machines Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.3 Automata Models Image: Stress of Dynamical Systems I.4.4 Domain Specific Languages (DSL) Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.4 Domain Specific Languages (DSL) Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.4 Domain Specific Languages (DSL) Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems Image: Stress of Dynamical Systems I.4.4 Decompilers and Disassemblers Image: Stress of Dynamical Systems		1.3	Dynamical Systems
1.3.2 Types of Dynamical Systems 1 1.3.3 Dynamical Systems Theory and Control Theory 10 1.4 System Representation and Abstractions 11 1.4.1 Continuous and Discrete Systems 11 1.4.2 Finite State Machines 11 1.4.3 Automata Models 11 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 14 2.1 Reverse Engineering 14 2.2 Symbolic Execution 22 2.2.1 History 24 2.3 PLC Binary Analysis 24 2.3.1 PLC Architecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 24 2.4 Reachability Analysis 24			$1.3.1 \text{History} \dots \dots$
1.3.3 Dynamical Systems Theory and Control Theory 16 1.4 System Representation and Abstractions 17 1.4.1 Continuous and Discrete Systems 17 1.4.2 Finite State Machines 17 1.4.3 Automata Models 17 1.4.4 Domain Specific Languages (DSL) 16 2 Tools and Techniques 17 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 27 2.2.1 History 27 2.3 PLC Binary Analysis 27 2.3.1 PLC Architecture and Characteristics 27 2.3.2 Proportional Integral Derivative (PID) Controller 27 2.3.3 ICSREF PLC Analysis Tool 27 2.4 Reachability Analysis 26 2.4.1 DaBRA 27			1.3.2 Types of Dynamical Systems
1.4 System Representation and Abstractions 11 1.4.1 Continuous and Discrete Systems 11 1.4.2 Finite State Machines 11 1.4.2 Finite State Machines 11 1.4.3 Automata Models 12 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 14 2.1 Reverse Engineering 14 2.2 Symbolic Execution 16 2.2.2 Execution 22 2.2.1 History 22 2.2.2 Execution Tools 24 2.3 PLC Binary Analysis 24 2.3.1 PLC Architecture and Characteristics 24 2.3.1 PLC Architecture and Characteristics 24 2.3.1 PLC Architecture and Characteristics 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4.1 DaDRA 24			1.3.3 Dynamical Systems Theory and Control Theory
I.4.1 Continuous and Discrete Systems 11 I.4.2 Finite State Machines 11 I.4.3 Automata Models 12 I.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 15 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 22 2.1.1 History 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 22 2.3.1 PLC Architecture and Characteristics 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4 Reachability Analysis 24		1.4	System Representation and Abstractions
1.4.2 Finite State Machines 11 1.4.3 Automata Models 12 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 14 2.1 Reverse Engineering 14 2.1.1 Decompilers and Disassemblers 14 2.2 Symbolic Execution 14 2.2.1 History 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 24 2.3.1 PLC Architecture and Characteristics 24 2.3.1 PLC Architecture and Characteristics 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4.1 DaDRA 24 2.4.1 DaDRA 24			1.4.1 Continuous and Discrete Systems
1.4.3 Automata Models 14 1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 14 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 16 2.2 Symbolic Execution 27 2.2.1 History 27 2.2.2 Execution Tools 27 2.3 PLC Binary Analysis 27 2.3.1 PLC Architecture and Characteristics 24 2.3.1 PLC Architecture and Characteristics 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4.1 DaDRA 24			1.4.2 Finite State Machines
1.4.4 Domain Specific Languages (DSL) 14 2 Tools and Techniques 17 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 16 2.2 Symbolic Execution 27 2.2.1 History 27 2.2.2 Execution Tools 27 2.3 PLC Binary Analysis 27 2.3.1 PLC Architecture and Characteristics 27 2.3.1 PLC Architecture and Characteristics 27 2.3.1 ICSREF PLC Analysis Tool 28 2.4 Reachability Analysis 29 2.4 Reachability Analysis 20 2.4 DaDRA 27			$1.4.3 \text{Automata Models} \dots \dots$
2 Tools and Techniques 17 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 27 2.2.1 History 27 2.2.1 History 27 2.2.2 Execution Tools 27 2.3 PLC Binary Analysis 27 2.3.1 PLC Architecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 29 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4 Liz Pal 24			1.4.4 Domain Specific Languages (DSL)
2 1001s and Techniques 17 2.1 Reverse Engineering 17 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 27 2.2.1 History 27 2.2.2 Execution Tools 27 2.3 PLC Binary Analysis 27 2.3.1 PLC Architecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4 Reachability Analysis 24 2.4.1 DaDRA 24	0	Taa	la and Tashnisusa 17
2.1 Reverse Engineering 18 2.1.1 Decompilers and Disassemblers 18 2.2 Symbolic Execution 21 2.2.1 History 22 2.2.1 History 22 2.2.2 Execution Tools 22 2.3 PLC Binary Analysis 23 2.3.1 PLC Architecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 24 2.3.3 ICSREF PLC Analysis Tool 24 2.4.1 DaDRA 24	2	100	Peyerge Engineering 17
2.1.1 Decompliers and Disassemblers 2.1.1 2.2 Symbolic Execution 2.1 2.2.1 History 2.1 2.2.2 Execution Tools 2.1 2.3 PLC Binary Analysis 2.1 2.3.1 PLC Architecture and Characteristics 2.1 2.3.2 Proportional Integral Derivative (PID) Controller 2.2 2.3.3 ICSREF PLC Analysis Tool 2.2 2.4 Reachability Analysis 2.4 2.4.1 DaDRA 2.4		2.1	Reverse Engineering 11 2.1.1 Decompilere 12 12
2.2 Symbolic Execution 2 2.2.1 History 2 2.2.2 Execution Tools 2 2.3 PLC Binary Analysis 2 2.3.1 PLC Architecture and Characteristics 2 2.3.2 Proportional Integral Derivative (PID) Controller 2 2.3.3 ICSREF PLC Analysis Tool 2 2.4 Reachability Analysis 2 2.4.1 DaDRA 2		0.0	2.1.1 Decompliers and Disassemblers
2.2.1 Inistory 2.2.1 2.2.2 Execution Tools 2.2 2.3 PLC Binary Analysis 2.3 2.3.1 PLC Architecture and Characteristics 2.4 2.3.2 Proportional Integral Derivative (PID) Controller 2.4 2.3.3 ICSREF PLC Analysis Tool 2.4 2.4 DaDRA 2.4		2.2	Symbolic Execution
2.3 PLC Binary Analysis 23 2.3.1 PLC Architecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 29 2.3.3 ICSREF PLC Analysis Tool 29 2.4 Reachability Analysis 20 2.4.1 DaDRA 20			$2.2.1 \text{Instory} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
2.3 I LC Binary Analysis 2.4 2.3.1 PLC Architecture and Characteristics 2.4 2.3.2 Proportional Integral Derivative (PID) Controller 2.4 2.3.3 ICSREF PLC Analysis Tool 2.4 2.4 Reachability Analysis 2.4 2.4.1 DaDRA 2.4		0.2	DLC Binery Analysis
2.3.1 FIC Atchitecture and Characteristics 24 2.3.2 Proportional Integral Derivative (PID) Controller 29 2.3.3 ICSREF PLC Analysis Tool 29 2.4 Reachability Analysis 20 2.4.1 DaDRA 20		2.0	2.3.1 PLC Architecture and Characteristics
2.3.2 I Toportional Integral Derivative (I ID) Controller 2.4 2.3.3 ICSREF PLC Analysis Tool 2.4 2.4 Reachability Analysis 20 2.4.1 DaDRA 22			2.3.2 Proportional Integral Derivative (PID) Controller 25
2.4 Reachability Analysis 20 2.4.1 DaDRA 20			2.3.2 ICSREE PLC Analysis Tool 25
$2.4 \text{Reachability Analysis} \qquad 2.4 \\ 2.4.1 \text{DaDRA} \qquad \dots \qquad 2'$		2.4	Roschability Analysis 1001
		2.4	$\begin{array}{c} 1 \\ 2 \\ 4 \\ 1 \\ D_2 \\ DR \\ A \\ \end{array}$
\mathcal{V} / \mathcal{V} – Iulia Reach \mathcal{V}			$2.4.1 \text{DaDRA} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
$25 \text{Badar Simulation} \qquad \qquad$		25	Reder Simulation 28
$\begin{array}{c} 2.5 \\ \hline 2.5 \\ \hline 1 \\ \hline MATLAR \end{array}$		4.0	$\begin{array}{c} 1 \\ \hline 0 \\ 5 \\ 1 \\ \hline \end{array} \\ MATLAB \\ \hline 28 \\ \hline 28$
2.5.2 NXP Premium BadarSDK			2.5.2 NXP Premium BadarSDK 20

	2.6	Parallel Execution	30
		2.6.1 tmux	31
		2.6.2 keep	31
	2.7	Memory read	32
		$2.7.1 \text{Arduino} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	32
		2.7.2 Arduino libraries	32
	2.8	Other tools	32
		$2.8.1 \text{Python} \dots \dots$	33
		2.8.2 Jupyter Notebook	33
		$2.8.3 \text{IPython} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	34
		2.8.4 MPLAB X IDE	34
		2.8.5 Git	35
		2.8.6 Visual Studio Code	36
		2.8.7 Servers and Physical Devices	36
3	Stat	te of the Art	37
	3.1	Previous Work	37
		3.1.1 Dissasemblers and Decompilers	38
		3.1.2 Hybrid System Verification	38
		3.1.3 Function Matching	39
		3.1.4 Reachability Analysis	39
	3.2	Improvements and Novelties that the Project Introduces	39
4	Pro	iect Definition	41
4	Pro 4.1	ject Definition	41 41
4	Pro 4.1 4.2	ject Definition Motivation	41 41 42
4	Pro 4.1 4.2 4.3	ject Definition Motivation	41 41 42 42
4	Pro 4.1 4.2 4.3 4.4	ject Definition Motivation	 41 41 42 42 43
4	Pro 4.1 4.2 4.3 4.4	ject Definition Motivation Objectives Methodology Plan Mesearch	 41 41 42 42 43 45
4	Pro 4.1 4.2 4.3 4.4 Dev	ject Definition Motivation Objectives Methodology Methodology Plan velopment and Research	 41 41 42 42 43 45 45
4	Pro 4.1 4.2 4.3 4.4 Dev 5.1	ject Definition Motivation Objectives Methodology Methodology Plan Velopment and Research Analyzed Devices 5.1.1 Drone - Quadconter	 41 41 42 42 43 45 45 45
4	Pro 4.1 4.2 4.3 4.4 Dev 5.1	ject Definition Motivation Objectives Methodology Methodology Plan velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2	41 42 42 43 45 45 45 45 47
4	Pro 4.1 4.2 4.3 4.4 Dev 5.1	ject Definition Motivation Objectives Methodology Methodology Plan velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Badar System	41 41 42 42 43 45 45 45 45 47 48
4	Pro 4.1 4.2 4.3 4.4 Dev 5.1	ject Definition Motivation Objectives Methodology Plan velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4	41 41 42 42 43 45 45 45 45 45 47 48 49
5	Pro 4.1 4.2 4.3 4.4 5.1	ject Definition Motivation Objectives Methodology Plan Plan Velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices	41 41 42 42 43 45 45 45 45 45 47 48 49 52
4	Pro 4.1 4.2 4.3 4.4 5.1 5.2	ject Definition Motivation Objectives Methodology Plan Plan Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Techniques	41 41 42 42 43 45 45 45 45 45 45 47 48 49 52 52
4	Pro 4.1 4.2 4.3 4.4 5.1	ject Definition Motivation Objectives Methodology Plan velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis	41 41 42 42 43 45 45 45 45 45 45 47 48 49 52 52 52
4	Pro 4.1 4.2 4.3 4.4 5.1 5.2	ject Definition Motivation Objectives Methodology Plan Velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis 5.2.3	41 41 42 42 43 45 45 45 45 45 47 48 49 52 52 52 52 54
4	Pro 4.1 4.2 4.3 4.4 5.1 5.2	ject Definition Motivation Objectives Methodology Methodology Plan Plan Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis 5.2.3 Specifics for the PLC Analysis 5.2.4	41 41 42 42 43 45 45 45 45 45 47 48 49 52 52 52 52 54 55
5	Pro 4.1 4.2 4.3 4.4 5.1 5.2 5.2	ject DefinitionMotivationObjectivesMethodologyPlanPlanAnalyzed Devices5.1.1Drone - Quadcopter5.1.2WAGO PLC5.1.3Continental Radar System5.1.4Other Devices5.2.1General Technique and Methodology5.2.2Specifics for the Drone Analysis5.2.3Specifics for the PLC Analysis5.2.4Specifics for the Automotive Radar AnalysisResearch Results and Conclusions	41 42 42 43 45 45 45 45 45 47 48 49 52 52 52 52 54 55 56
4	Pro 4.1 4.2 4.3 4.4 5.1 5.2 5.2 5.3	ject Definition Motivation Objectives Methodology Plan Plan Xelopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices S.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis 5.2.3 Specifics for the PLC Analysis 5.2.4 Specifics for the Automotive Radar Analysis Research Results and Conclusions	41 41 42 42 43 45 45 45 45 45 47 48 49 52 52 52 54 55 56
4 5	Pro 4.1 4.2 4.3 5.1 5.1 5.2 5.2	ject Definition Motivation Objectives Methodology Methodology Plan velopment and Research 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis 5.2.3 Specifics for the PLC Analysis 5.2.4 Specifics for the Automotive Radar Analysis Research Results and Conclusions	41 41 42 42 43 45 45 45 45 45 45 52 52 52 52 52 54 55 56 57
4 5	Pro 4.1 4.2 4.3 5.1 5.2 5.3 5.3 Dev 6.1	ject Definition Motivation Objectives Methodology Methodology Plan velopment and Research Analyzed Devices 5.1.1 Drone - Quadcopter 5.1.2 WAGO PLC 5.1.3 Continental Radar System 5.1.4 Other Devices 5.2.1 General Technique and Methodology 5.2.2 Specifics for the Drone Analysis 5.2.3 Specifics for the PLC Analysis 5.2.4 Specifics for the Automotive Radar Analysis Research Results and Conclusions xeloped Tool - InteGreat Structure	41 41 42 42 43 45 45 45 45 45 45 45 52 52 52 54 55 56 57 57

		6.1.2 Manual Workflow	58
		6.1.3 Automatic Workflow	60
	6.2	Usage and execution	60
		6.2.1 Virtual Machine Execution	60
		6.2.2 Ghidra	61
		<u>6.2.3 radare2</u>	63
		6.2.4 angr	64
	6.3	Characteristics	65
	6.4	Limitations	66
7	Res	ults	67
u	7 1	Initial Results	67
	1.1	7.1.1 Initial Function Analysis	67
		7.1.2 Lifted Control Equations	69
	7.2	Verification and Correctness	72
		7.2.1 Drone	72
		7.2.2 PLC	73
	7.3	Reachability	75
Q	Con	alugiong and Future Developments	77
0	Q 1	Conclusions and Future Developments	77
	0.1 8 2	Future Work	78
	0.2		10
Bi	ibliog	graphy	81
A	Coc	le and Execution Examples	87
	A.1	Function Helper	87
	A.2	Drone Top-Level	92
	A.3	PLC Differential Equations Output	94
	A.4	Drone Differential Equations Output	105
B	Inst	allation Guide	113
	R 1	Installation	113
	10.1	B 1 1 virtualenvyvrapper	113
		B 1 2 Jupyter Notebook	11/
		B13 Chidra	114
		R14 radare2	115
		B15 angr	116
		B16 DaDBA	116
		B17 ICSBEF	116
			110
\mathbf{C}	Sus	tainable Development Goals	119

List of Figures

1.1	General overview of an embedded system	4
1.2	Description of an embedded system (logical level)	5
1.3	Description of an embedded system (physical level)	6
1.4	Classes of automata (non-exhaustive)	12
1.5	Example of an automaton state diagram	13
1.6	Example of a finite-state machine (Morse machine)	14
1.7	Coq logo	15
0.1		10
2.1		19
2.2	Radare2 logo	20
2.3	R2ghidra and r2pipe logos	20
2.4	Angr logo	22
2.5	DaDRA logo	27
2.6	JuliaReach logo	27
2.7	MATLAB logo	29
2.8	NXP logo	29
2.9	Premium RadarSDK Processing Chain	30
2.10	Tmux logo	31
2.11	Keep logo	31
2.12	Arduino logo	32
2.13	Python logo	33
2.14	Jupyter Notebook logo	33
2.15	IPython logo	34
2.16	MPLAB X IDE logo	34
2.17	Git logo	35
2.18	GitHub logo	35
2.19	Visual Studio Code logo	36
4 1	Cantt chart of the project plan	11
4.1		44
5.1	Image of a Pluto drone	46
5.2	Image of a WAGO PLC	47
5.3	Image of a Continental ARS4-B (Note that it is a Tesla Inc. branded part)	48
5.4	Keurig K-Elite coffee maker (model not exact)	49
5.5	Debugging port interface pinout	50
5.6	Mithubishi Automotive Radar (front & side)	51

5.7	Main radar board with markings	55
6.1	Manual workflow	57
6.2	Automatic workflow	58
6.3	Screenshot of Ghidra welcome screen	61
6.4	Screenshot of the Ghidra main development screen	62
6.5	Screenshot of a radare2 decompilation example	63
$7.1 \\ 7.2$	Quaternion updates from the original binaries	$73 \\ 73$
7.3	ICSREF's attack, reactor pressure is shown in kPa	74
7.4	ICSREF's attack simulated with the lifted equations	74
7.5	Reachability analysis with DaDra	75
C.1	United Nations Sustainable Development Goals	19
C.2	Sustainable Development Goals categories	20

List of Tables

1.1	Early history of dynamics 14	10
2.1	Excerpt of architectures supported by radare2	20
2.2	Automation Platforms of ICS Vendors 27	24
2.3	Inputs and Outputs for PID_FIXCYCLE	26
2.4	Excerpt of Python packages used in the project	33
6.1	Basic commands for radare2 and r2ghidra	64

Listings

1.1	Backus-Naur Form example
6.1	Example code for angr symbolic execution
7.1	Extract of func_call_addr.txt for the Drone binary 67
7.2	Extract of func_return.txt
7.3	Extract of func_param.txt 69
7.4	Extract of TE.pro, a WAGO programming file
7.5	Result of the Drone differential equation lifting
A.1	Code of the function helper tool
A.2	Code of drone_toplevel.py
A.3	Result of the PLC differential equation lifting
A.4	Result of the Drone differential equation lifting
B.1	Virtualenvwrapper installation for Python $2/3$
B.2	Virtualenvwrapper environment creation & switch
B.3	Jupyter notebook installation
B.4	IPython installation
B.5	Ghidra installation
B.6	Ghidra_bridge installation
B.7	Ghidra_bridge script installation
B.8	Radare2 installation
B.9	R2pipe installation
B.10	R2ghidra installation
B.11	Angr installation
B.12	DaDRA installation
B.13	ICSREF dependency installation
B.14	ICSREF download
B.15	ICSREF wheelhouse dependency installation
B.16	ICSREF bash alias creation

Chapter 1

Introduction

In recent years, there has been exponential growth in the number of connected devices on the Internet. According to some of the latest estimates, the number of connected appliances in 2022 is more than 26 billion [1]. However, of all these devices, more than half are devices for the Internet of Things or IoT, and most, if not all, are embedded systems. Small devices that usually serve a single purpose with low resource usage. The number of integrated systems is over 10,000 million and continues to grow at a rate of more than 15% year-on-year [2].

In this area, embedded controllers are increasingly being used to create new remotely controlled cyber-physical systems, as Gartner explains [3]. Examples of these new devices include connected home appliances, city sensorization (traffic management), smart vehicles, and avionics, to name a few. Robustness and failure tolerance are expected from these devices, without sacrificing performance or ease of use. Furthermore, the new required security standards, such as ISO/IEC 62443 and ISO/IEC 27001 [4] in industrial control systems, where embedded systems are widely used, depend on these systems to meet minimum certification requisites and security practices.

A large number of these devices may seem innocent at first, like smart connected lights, thermostats, refrigerators, or even some non-life-supporting medical devices. All of these are expected to perform adequately and without problems. After all, some are simple and should not need more than a few thousand lines of code. But when they start to fail due to vulnerabilities, attacks, or other unexpected problems, the true scale of the security problem arises. What is a house without lights? What if the refrigerator, the single appliance that keeps humans safe by maintaining edible food, no longer works? The scale of the problem is increasing exponentially as more devices are being connected, or even non-connected devices depend on complex kernels to function and may not be fault tolerant.

With this evolution of cyber-physical devices, there is a growing need for tools that can successfully and rapidly analyze these devices for correctness and vulnerabilities. As some studies show, the cost of verification and certification in the aviation industry and other safety-critical industries is more than 50%. And testing until money runs out is neither efficient nor scalable in any industrial process [5]. This is where InteGreat provides insight into the development and implementation of embedded systems and produces a versatile multi-architecture tool for software and modeling analysis. InteGreat intends to create a framework that supplies an easy-to-use tool for the verification of embedded/cyber-physical systems.

With an aim to lift the control equations of embedded and cyber-physical systems to a high-level language like Python by means of disassembly, decompilation and symbolic execution, InteGreat is set to improve on the integration between low-level bit analysis, and high-level verification languages and schemes.

This thesis project was completed at the University of Illinois Urbana-Champaign with the help of Kirill Levchenko and especially Maxwell Bland. Furthermore, this thesis is only part of the larger InteGreat tool that is being developed for a future paper submission to a conference, in conjunction with other members of the laboratory.

This first chapter presents the basic core concepts of this thesis. The development of embedded and cyber-physical systems, their history, and desirable characteristics. It also includes the theory that supports system verification, dynamical systems. And finally, we have techniques for system representation and abstraction such as continuous systems, state machines, hybrid automata models, and domain-specific languages.

1.1 Embedded Systems

An embedded system is defined as a tightly integrated device that contains hardware and software components that perform a single function. Although the concept of an embedded system is as old as electronics itself and could be applied to some of the first electromechanic devices, the modern embedded system dates back to the early 1960s. The Apollo Guidance Computer (AGC) is considered by many to be the first true modern conception of an embedded system. Developed by the MIT Instrumentation Laboratory, it used keys and actuators as a human interface and was the cornerstone of the whole guidance system in the Apollo missions.

In subsequent years, during the next decade, the appearance of integrated microchips truly revolutionized the concept of an embedded system. These devices, invented almost simultaneously by Gary Boone of Texas Instruments, Federico Faggin of Intel, and the U.S. Navy, provided tightly integrated packages with a 4-bit design CPU (Central Processing Unit), ROM (Read-Only Memory), and RAM (Random Access Memory) in a single package. The new integrated microchips opened new possibilities in terms of architecture, integration, and efficiency. Some of the later developments include Texas Instrument's TMS1000, the Intel 8080 and the Motorola 6800 [6].

1.1.1 Desirable Characteristics

The desirable characteristics and features of an embedded system are the following:

- **Reliability**: The ability of a process or device to execute its function without failure as long as it is requested. In this case, an embedded system is expected to perform reliably without unnecessary attention.
- Efficiency: The device should be efficient in both its computation cycle and in its overall power consumption. The use of different architectures, such as RISC (Reduced Instruction Set Computer) or CISC (Complex Set Instruction), clock speeds, interconnecting interfaces and devices, and others may directly impact the device's performance. Furthermore, code efficiency is vital in terms of reducing clocks-per-instruction, especially on real-time embedded systems, which need rapid information performance.
- Stability: It refers to the characteristic of a system that is constrained within the bounds of the expected performance. This means that as long as no external unexpected event occurs, the device should operate under the expected constraints [7].
- Maintainability: Is the ability of a system to be repaired and restored to service when maintenance is performed using specified skill levels and prescribed procedures and resources. In terms of an embedded system, the expectation is that the device will work correctly immediately and without delay after maintenance [8].
- Low cost: In any context, and especially in these devices, the cost of components and operation should be low. Embedded devices must be low-power, inexpensive, and easily replaceable.

1.1.2 Components

It is possible to abstract an embedded system as the following structure (Figure 1.1):

- System inputs: They comprise most of the time of sensor data or actuator information. They could also include signals from other devices and/or machines. Examples may be pressure / temperature information, motor status, and gyroscope information.
- System outputs: The system's actions or calculated values to be used in the program or by other devices. They could be instructions to an actuator such as a boiler, or packaged information through a Bus communication interface.
- Software components: The code that processes the inputs and obtains an output.

• Hardware components: Hardware that allows for the execution of the software. It may include status interfaces, such as LEDs or debug/information ports.



Figure 1.1: General overview of an embedded system

Logical Level

Conceptually, an embedded system has the following data / information flow graph (Figure 1.2):

- Internal data flow: There is an internal data flow across the microprocessor with all other internal and bridging components such as Analog-to-Digital (ADC) / Digital-to-Analog (DAC), User Interfaces, Diagnostic Ports, Software, Memory, and in some cases FPGA (Field-Programmable Gate Arrays)/ASIC (Application Specific Integrated Circuits) cards.
- External data flow: The flow of information between the embedded system and the environment is done through actuators, DAC/ADC, User Interfaces, and Sensors and Actuators.

Hardware

In terms of hardware components, an embedded system is usually composed of a microprocessor or microcontroller (CPU), volatile (RAM) and non-volatile memory, inputs and



EMBEDDED SYSTEM COMPONENTS

Figure 1.2: Description of an embedded system (logical level) Source: Courtesy of INCIBE 2

outputs (I/O) ports and interfaces, power, and in some cases it may contain a human interface such as a screen powered by a graphical processing unit (GPU). Furthermore, an embedded system may include other devices integrated in the package, such as Analog-to-Digital (ADC) / Digital-to-Analog (DAC) converters, actuators, diagnostic tools and ports, interconnecting interfaces such as keyboards, system support devices (interrupt managers), etc. as can be observed in Figure 1.3.

Software

The software is usually organized around an operating system (OS) on which applications are built. These applications are usually considered as firmware and, in most cases, are not modifiable by the user. They may sometimes be upgraded through firmware/software updates. The software, according to Jiménez et al., consists of the following components [6]:

• System tasks: The application is divided into different tasks that perform the device's function. These use system resources and are executed simultaneously or



Figure 1.3: Description of an embedded system (physical level) Source: Courtesy of INCIBE 2

in parallel, depending on the architecture and priority. These tasks send service requests to the kernel.

- System kernel: This component handles the service request and manages the device's hardware. It also controls communication between components and tasks.
- Services: Service requests are the means to process the different tasks. They are sometimes called device drivers and have the power to create system interrupts and poll and push information from various ports and interfaces.

1.1.3 Classification

There are multiple classifications for embedded devices according to their purpose, size, reliability, and other factors. However, these are the main categories and classifications:

- Scale: Embedded systems can be classified according to their scale as small-scale, medium-scale, and large-scale. This classification depends on their final application, architecture complexity, and processing size 9.
- Time constraints: They can be embedded systems in real time or in non-real time 9.

- Autonomy: Depending on whether they are autonomous or not. Autonomous embedded systems do not need regular human input or intervention to function correctly or obtain data other than the initial setup 10.
- **Connections**: They can be either connected embedded systems, which output or receive to an on-line source regularly, or non-connected devices.
- Mobility: They can be fixed (non-movable) or mobile.

1.2 Cyber-Physical Systems

A cyber-physical system is a device that presents a combination of computation with a physical process. The behavior of the system is made up of both the physical and the cyber part [11].

The cyber-physical system, or CPS, concerns the intersection of the cyber and physical parts, instead of the union. It applies to all processes that depend on both components at the same time to work. An example of a CPS may be as simple as an actuator when a certain humidity threshold drops below a percentage or as complex as an airplane attitude control protection system. Therefore, the correct classification of a CPS is to consider it as an extension of an embedded system with specific physical and computing characteristics. In this case, instead of sending data to a port or just as data, the actual embedded system sends and receives an input from a physical device.

1.2.1 History and Development

The development of cyber-physical systems has expanded exponentially in the last 15 years, hand in hand with embedded systems. However, the concept of CPS dates back to the first iterations of computing and integrated systems. Most of the time, the study of computer science and physical sciences has been developed independently. These science studies were considered truly independent, and early researchers did not have the need to integrate and combine both disciplines. Nevertheless, as computer systems became more complex and processing capabilities were augmented, there was a growing need to combine both disciplines into one, to improve both efficiency and speed. This is the stage where the cyber-physical systems discipline started. When the cyber and physical worlds intersected, a new set of risks appeared and, as such, new techniques and methods were needed to be developed for the verification of cyber-physical systems.

Two techniques were fundamental for the development of Cyber-Physical Systems in the early stages of the discipline 12:

• Real-time scheduling theory: This theory added time constraints to computa-

tional elements. It allows for the verification of the response time of computational processes and those that interact with both physical and computational elements. Furthermore, it provides expected execution times and other important parameters that can correct processes and executions 12.

• Control theory: Control theory allows us to verify and analyze whether the process maintains the whole system within bounds, that is, keep the system within a desired region around a specific set-point. It is a continuous-time analysis of the system and process. It is also closely integrated with the theory of real-time scheduling, as it can take into account execution times and delays to specify computation periodicity [12].

Further developments of the technique created new and complex models that closely represent the integration between physical and computational operations, and better simulate the real environment and circumstances. The creation of hybrid systems is one of those advances that allowed for the development of CPSs. A hybrid system integrates the findings and simulations from multiple integrated domains like thermodynamics, timings, electrical, physical, computational, etc.

The integration of the computing and engineering disciplines, and the greater, contemporary focus in complete and combined systems, provides an innovative framework for the development of Cyber-Physical Systems. This is in contrast to the decoupling of development and implementation that has reigned in the early years of embedded system design. This integration has driven an increase in CPS projects such as public-private partnerships for the development of cyber-physical systems such as Europe's ARTEMIS [5].

1.2.2 Verification

The verification of cyber-physical systems has been approached several times; however, fully automatic verification models have not been reached to a satisfactory degree. As systems increase in complexity, it is progressively more difficult and costly to verify and ensure the correctness of these systems. Moreover, the requirements by stakeholders and users of CPS are becoming increasingly stringent, in terms of guaranteed cyber-security and failure tolerance and resilience.

At the moment, due to the difficulty in verifying such systems, the current trend is to shift to a better design paradigm that can reduce the probability of errors and vulnerabilities in CPS from the design stage. It is necessary to assume that errors and security concerns are inevitable in any system designed, even if the best cyber-security paradigms are used and great care is taken on building safe devices.

1.2.3 Future Development

In terms of the future of cyber-physical systems, it is destined to become one of the most studied areas of research. As it stands right now, the increase in year-over-year deployment of CPS is exponential, and the future of cyber-physical devices is set to grow even further. The progressive computerization of new physical elements, such as commodities and appliances, and the modernization of industrial processes are set to become the driving gear for the development of new connected cyber-physical systems. In general, in this development, the verification of the implementation and cybersecurity analysis of these devices should be of importance and quality should take precedence over quantity.

1.3 Dynamical Systems

The study of complex systems and interactions is named *dynamical systems*. Over the years, there have been numerous attempts at obtaining the equations that govern intricate systems, and one of the first studies dates back as far back as 1899, when Poincaré worked on the movement of celestial bodies [13]. Upon his work, contemporaries such as Birkoff, Beltrami, and Strogatz developed and expanded the initial theory.

Formalizing the term dynamics, as Strogatz defines it, "it is the subject that deals with change, with systems that evolve in time [...] it is dynamics that we use to analyze the behavior." 14 Dynamics, and especially dynamical systems, have become ubiquitous in the definition and lifting of complex systems over the past 40 years.

1.3.1 History

As mentioned earlier, the study of dynamical systems dates back to Poincaré's analysis of celestial bodies. However, the study of dynamics, even without having coined the term yet, dates back to Newton's research. Table 1.1 presents a small guide to the early history of dynamical systems. The evolution of dynamical systems then reached the computing field around the 1970s. In the end, an unknown computer program is a continuous/discrete unknown system. However, several facts and limits must be considered for the concept to be applied in the engineering and computer science fields.

1.3.2 Types of Dynamical Systems

There are two main types of dynamical system: differential equations and iterated maps (also known as difference equations) 14.

1666	Newton	Invention of calculus, explanation of planetary motion
1700s		Flowering of calculus and classical mechanics
1800s	Poincaré	Geometric approach and techniques for the study of
		dynamical systems
1920-1950		Nonlinear oscillators in physics and engineering, inven-
		tion of radio, laser, radar due to the study on those
		systems.
1920-1960	Birkhoff	Complex behavior in Hamiltonian mechanics
	Kolmogorov	
	Arnol'd	
	Moser	
1970s	May	Chaos in logistic map

- **Differential equations** describe the evolution in continuous time. They can be applied to any physical phenomenon and some continuous computer programs. They are the most widely used in the engineering and science fields. There are two types of differential equations:
 - Ordinary differential equations: It involves only ordinary derivatives dx/dt and d^2x/dt^2 . The inferred equations of most embedded systems follow this pattern.
 - Partial differential equations: These present partial derivatives of multiple independent variables. Because the systems analyzed are limited, even if there are multiple variables and parameters that could be analyzed at the same time, the capabilities of the system do not allow this realization.
- Iterated maps (difference equations) describe problems where time is discrete. This abstraction can be applied to discrete state machines; however, its analysis can be inferred most of the time from the continuous system.

In summary, a computer system will behave in two different ways. For short periods of time or between time-steps, the program will behave as a linear system. However, when looking at long periods of time, the system behavior will map to a continuous ordinary differential equation. That is why these equations are of interest.

Overall, this behavior could also be applied to some other continuous systems, but for the scope of this paper, the sole focus will be on computer programs and systems.

1.3.3 Dynamical Systems Theory and Control Theory

Dynamical Systems Theory provides the framework for the study of dynamical systems. However, a generalization for the case of computer science is control theory. The objective
of control theory is to develop an abstraction that behaves in a predictable way and drives the system to a desired state by using the inputs.

In the case of this thesis, the abstraction that dynamical system theory provides will be useful in developing and understanding the underlying concept of the technique. After all, the aim is to study the dynamical system of a computer program and obtain with it the control equations that govern such system.

1.4 System Representation and Abstractions

In this section, some other necessary concepts and abstractions necessary for the comprehension of the thesis will be presented.

1.4.1 Continuous and Discrete Systems

Building on the previous work in this chapter, the definition of both concepts is the following:

- **Continuous systems**: It is one in which the state variables change continuously over time. For example, the pressure of a chemical process.
- **Discrete systems**: It is one in which the state variables change at a discrete set of points in time. Whether with the same Δ every time or variable Δ time.

Most physical processes are continuous, even if the sampling is done at certain points in time. On the other hand, due to the architecture of computers and processors, most if not all cyber processes are discrete, since they process instructions every Δ time.

The domain that studies the conversion between discrete and continuous systems is signal analysis and processing, and it is necessary for the interaction between the physical and computational world.

1.4.2 Finite State Machines

State machines are mathematical abstractions that represent algorithms and computer programs. There are two main elements in a finite state machine.

• State: This is the status of a system waiting to perform a transition to another state or perform an action. They are the basic element of any state machine, and at

least one is necessary for a finite-state machine to exist. Some state machines may perform multiple actions in a single state.

- Inputs: They are the variables that determine the transitions between the states and the actions of a state machine. These are necessary for a system to take any action. They can be internal or external.
- **Transitions**: They are the change from one state to another. They may be influenced by any of the system's inputs, and there may be multiple transitions available from one state to multiple others and vice versa.

An easy and interactive way to represent state machines is through UML (Unified Modeling Language) representations. These representations are basic in the design of any model. In the case of this thesis project, ICSREF provides a concept similar to that of state machines, which will be explored later.

1.4.3 Automata Models

Automata theory is a branch of computer science established around the 1980s, when mathematicians started developing machines that closely resemble human and real-world devices. It could be argued that it is an evolution of Dynamical Systems 1.3 The development of this theory created the concept of an automaton, which is "an abstract model of a machine that performs computations on an input by moving through a series of states or configurations" [15].





At each state of the computation, a transition function determines the next state based on input and configurations. The most well-known automata is a Turing machine. The difference, however, between automatas/Turing Machines and finite-state machines is that the scalability of the automata concept and definition is easily abstractable to complex dynamical systems, while the finite-state machine is limited by the amount of finite states. In a computer program, except for the simplest ones, it is impossible to represent all of the states with input options, whereas automata models and, for that matter, Turing machines can correctly represent such abstraction.



Figure 1.5: Example of an automaton state diagram Source: Courtesy of Stanford University [15]

As mentioned above, automata models are related to dynamical systems because both try to represent complex systems; however, automata models map discrete systems in contrast to dynamical systems. The main elements of an automata are the following:

- Inputs: Set of symbols chosen from a finite set of input signals. A set of symbols is $\{x_1, x_2, x_3, ..., x_k\}$ where k is the number of inputs. It is a finite set I
- **Outputs**: Set of symbols selected from a finite set Z. Set Z is $\{y_1, y_2, y_3, ..., y_m\}$ where m is the number of outputs.
- States: It is a finite set Q.
- State transition function: Determines the conditions for state transitions and maps the input values to the output states, per state. It performs the action $I \rightarrow Z$

Although the above elements are a generalization of a finite-state machine, the formal definition of a finite-state machine is the following 5-tuple 15:

- Q = finite set of states
- I = finite set of inputs
- Z = finite set of outputs
- δ = mapping of $I \times Q$ into Q called the state transition function, i.e. $I \times Q \rightarrow Q$



Figure 1.6: Example of a finite-state machine (Morse machine) Source: Courtesy of mathertel.de [17]

- $W = \text{mapping } W \text{ of } I \times Q \text{ onto } Z$, called the output function
- A = set of accept states where F is a subset of Q

The representation of an automaton or a finite-state machine is usually done through a graph-like schema. An example of such a representation is presented in Figure 1.6.

In general, representation is easy and universal. UML has specific guidelines for state machine representation with defined rules and verification schemes.

1.4.4 Domain Specific Languages (DSL)

Programming languages can be classified into two distinct groups: general-purpose programming languages and domain-specific languages. General-purpose programming languages are those like C, Java, or Python, and they can be used to represent and write programs in a wide range of applications and areas. These languages provide versatility, scalability, and ease of use.

However, that generality can sometimes be counterproductive. It is worth noting that not all general-purpose languages are programming languages. In this case, UML (Unified Modeling Language) is a general-purpose language, but it is not a programming language. The broader the language, the less optimized it is for a specific domain. This includes the ease of representing expressiveness in a particular domain. Here, Domain-Specific Languages or DSLs shine [18].

A Domain Specific Language is a type of programming language tailored to one specific function or modeling. In this case, it could be the representation of an embedded system, or it could be the modeling of the functioning of a PLC. All DSLs provide specific constructors and unique structures for the domain. With this, they provide ease of use and expressiveness; however, they are more complex in terms of know-how and present a steeper learning curve.

The development of a DSL is time- and resource-consuming. It requires the expertise of numerous programmers and may not be feasible for every single application. There needs to be a strong feasibility analysis to determine whether a DSL is suitable for the application and a set schedule and phase differentiation. Without these elements, the development of a DSL may not provide any gains compared to the use of general-purpose object-oriented languages [19].

History

Some of the first DSLs date back to the 1950s. BNF (Backus-Naur Form) was developed to provide a description language for programming applications and programs. It is used to describe the syntax of programming languages and other protocols. This method of language description is widely used when a technical description is necessary and there needs to be unequivocal definitions [20].

An example of a Backus-Naur form can be seen in

```
1 <while loop> ::= while ( <condition> ) <statement>
2 <assignment statement> ::= <variable> = <expression>
3 <statement list> ::= <statement> | <statement list> <statement>
4 <unsigned integer> ::= <digit> | <unsigned integer><digit>
```

Listing 1.1: Backus-Naur Form example

Coq Programming Language



Figure 1.7: Coq logo

One of the domain-specific languages that could be useful for this project is Coq.^{\square} Coq is a DSL or, as the developers call it, "*computer tool* that allows the verification of

¹https://coq.inria.fr/

theorem proofs." It uses the Calculus of Inductive Construction as a backbone theory to develop the tool. Some of the applications of this language include the certification of programming languages, the formalization of mathematical theorems, and the verification of C programs.

Although the Coq language will not be used at this point in the development of the project, future iterations will be able to lift the abstractions to Coq.

Chapter 2

Tools and Techniques

This chapter will explain and introduce the main tools and technologies used for this Final Undergraduate Project. The main focus is given to reverse engineering tools and symbolic execution, since these tools comprise most of the final research thesis. However, emphasis on other really useful simulation tools and libraries is given at the end of the chapter.

2.1 Reverse Engineering

Reverse engineering is a technique that examines current systems and tries to infer, through deductive reasoning, its inner workings and construction. As M.G. Rekoff defined it, it is "the process of developing a set of specifications for a complex hardware system by an orderly examination of specimens of that system" [21]. The technique of reverse engineering can be applied to a variety of fields, such as computer engineering, chemical engineering, mechanical engineering, etc., and is not limited to engineering fields only.

The origins of reverse engineering date back to hardware analysis, that is, deciphering the inner workings of hardware devices. However, while the techniques for hardware inference are similar to those used for software analysis, the aim of reversing is different. The traditional hardware reversing objective is to replicate the system. However, in terms of software reverse engineering, the aim most of the time is to "gain a sufficient design-level understanding to aid maintenance, strengthen enhancement, or support replacement" [22].

In the case of this thesis, reverse engineering will be used to infer the equations that govern these cyber-physical systems. There are multiple techniques to achieve the goal of inferring control equations, but the main tools are decompilers and code interpreters. The main focus will be on the former.

2.1.1 Decompilers and Disassemblers

The aim of a decompiler is to reverse engineer the bits read from an executable file and translate those bits into a higher-level programming language. In theory, the decompiled file should be able to be compiled again to exactly the same program, or at least with the same functionality; however, due to current limitations, no decompiler is able to correctly lift the code perfectly.

Decompilers are limited tools in their performance, but in most cases they also include disassembler functionality. A disassembler is a tool that, like decompilers, is able to lift executable files into assembly instructions. The steps for any decompilation are the following [23]:

- 1 Decode the binary-file format.
- 2 Decode the machine instructions into assembly code for that machine. Extra smarts are needed to handle indirect transfers of control such as indirect calls and indexed jumps. If the targets of these are not all known, the decompilation will be incomplete for that procedure. Alternatively, human intervention may be required.
- **3** Perform semantic analysis to recover some low-level data types such as long variables, and to simplify the decoded instructions based on their semantics.
- 4 Store the information in a suitable intermediate representation If a suitable intermediate language is used, the next 2 steps can be used with any assembly language to generate any procedural HLL code.
- 5 Perform data flow analysis to remove low-level aspects of the intermediate representation that do not exist in HLLs, e.g. registers, condition codes, stack references.
- 6 Perform control flow analysis to recover the control structures available in each procedure (i.e. loops, conditionals and their nesting level)
- 7 Perform type analysis to recover HLL (High Level Language) data types such as arrays and structures. Recovery of classes requires extra analysis. Note: this is one of the hardest steps and may need human intervention.
- 8 Generate HLL code from the transformed intermediate code.

Ghidra

Ghidra^I is a free open-source decompiler and disassembler tool developed by the NSA (National Security Agency) of the United States. It is considered a Software Reverse Engineering (SRE) Framework. The tool, released in 2019, is built using Java and C++.

¹https://github.com/NationalSecurityAgency/ghidra



Figure 2.1: Ghidra logo

This tool has become one of the most important decompiling tools in recent years, to the detriment of other paid options such as IDA Pro or JEB decompiler. The advantage of Ghidra over other tools is first its open-source license. This allows the community to rapidly develop patches and new functionality. Furthermore, there are numerous plug-ins and add-on scripts to the program that help in the task of decompiling programs. The Ghidra community in GitHub is growing and there are more than 4,000 forks and 180 contributors to the main branch of the program.

Ghidra presents the following features: disassembly, assembly, decompilation, graphing, and scripting. All of these options provide the user with a complete suite for reverse engineering and code analysis. Furthermore, as mentioned above, Ghidra plug-ins extend the capabilities of this software tool. These plug-ins can be developed in both Java and Python (through a translation layer Jython). Some of the most important plugins for Ghidra are: ghidra_bridge, LazyGhidra, ipyghidra, pcode-emulator, and more. In this thesis, the focus will be given mainly to ghidra_bridge and ipyghidra.

- Ghidra_Bridge:² Ghidra plug-in that allows the integration of the Ghidra console with Python commands. It expands on the limited capabilities that Jython provides, and adds a Python 3 interface. In the development of this thesis, the capabilities that ghidra_bridge provides were useful in the achievement of manual binary analysis.
- Ghidra IPython: ipyghidra is a small extension for Ghidra and IPython that builds on previous work. It adds console functionality to ghidra_bridge functionalities, and adds another API to access both internal data for the objects and decompiled functions and objects. For that extra information, it uses Ghidra's JSON information.

radare2

Radare²⁴ is a command-line tool, similar to Ghidra, but focuses on command-line execution and disassembly. This tool uses an advanced disassembler framework to function and present the lifted assembly code. Its main functions are: analyzing data, disassembling,

²https://github.com/justfoxing/ghidra_bridge ³https://github.com/fmagin/ipyghidra

⁴https://rada.re/n/radare2.html



Figure 2.2: Radare2 logo

binary patching, data comparison, searching, replacing, and visualizing. Radare2 is a complete refactor of radare1, and provides with extra functionality and stability.

Radare2 supports multiple architectures and language dissasemblers that can be found in **2.1**.

i386	x86-64	ARM	MIPS	PowerPC	SPARC
RISC-V	SH	m68k	m680x	AVR	XAP
S390	XCore	CR16	HPPA	ARC	Blackfin
Z80	H8/300	V810	V850	CRIS	XAP
PIC	LM32	8051	6502	i4004	i8080
Propeller	Tricore	CHIP-8	LH5801	T8200	GameBoy
SNES	SPC700	MSP430	Xtensa	NIOS II	Java
Dalvik	WebAssembly	MSIL	EBC	TMS320	Hexagon
Brainfuck	Malbolge	whitespace	DCPU16	LANAI	MCORE
mcs96	RSP	SuperH-4	VAX	KVX	Am29000

Table 2.1: Excerpt of architectures supported by radare2

The advantages of using radare2 over Ghidra are faster execution and integration with multiple languages. Although Ghidra provides a user-friendly interface, its API connection to other languages and tools is limited, and radare2 improves on that matter. Furthermore, the integration with other tools allows for a more automatic execution, and as such, it is used in the automatic workflow.

Executable file

Radare2 presents an additional advantage, which is its integrated command-line management and utilities. This allows for the tool to integrate decompilers such as Ghidra's to improve on its functionality. The most important ones used for the project are the following:



Figure 2.3: R2ghidra and r2pipe logos

• **r2pm**: Package manager, allows easy installation of other packages that improve the capabilities of radare2.

⁵https://github.com/radareorg/radare2-pm

- **r2pipe**⁶ API to connect to other languages. It is basically compatible with any programming language that uses pipes to connect to radare2's disassembled output. In this project, it is used to connect it to angr on some occasions for 2.2.
- **r2ghidra**? Radare2's integration of the Ghidra decompiler tools. This is the backbone of the project, as it uses the decompiler to lift the code and eventually present it to the user. Its integration provides a framework to build upon. A Ghidra installation is not necessary for this package, as only the compilers, built in C++ are used.

2.2 Symbolic Execution

Symbolic execution is a technique that analyzes a computer program to determine both the inputs and outputs of that program, and tries to find the relationship between program execution and memory/variable access 24. The aim of symbolic execution is to be able to debug programs in a similar fashion to static analysis, but provide abstraction and generalize testing for multiple cases and "branches" 25.

Symbolic execution tries to find all execution paths. In this case, each symbolic execution path represents numerous execution paths. In order to execute those paths, instead of directly reading memory or register values, it substitutes those values for variables that can then be used for further analysis. For example, if there is an assembly instruction to read register r1 and copy it to register r2, a symbolic execution tool like angr would assign a variable name and size (float 32, int 16...) to r1, and the same variable name and size to r2. With this assignment, we would then continue computing further calculations and values.

With this substitution, and other useful techniques, the program is able to run through multiple machine states and infer both constrained and unconstrained variables, depending on the number of if/else statements, while-loops, for-loops, etc. In the case of this thesis, if it is known that in the control loop there are 3 if clauses, the final execution will indicate that there are 3 unconstrained variables.

Overall, symbolic execution is a really powerful tool, not only for debugging, but also for vulnerability search, simulations, system verification, and virtualization of cyberphysical systems.

⁶https://rada.re/n/r2pipe.html
⁷https://github.com/radareorg/r2ghidra

2.2.1 History

The concept of symbolic execution dates back to the 1970s, when a team from the Stamford Research Institute formally defined SELECT, a program whose objective is to "... provide simplified symbolic values for program variables at the output of a path..." [26]. Other early work on symbolic execution includes IBM's EFFIGY and L. Clarke's test generation and symbolic execution techniques at MIT.

In subsequent years, as computers evolved following Moore's law, symbolic execution, a computationally intensive task, became more popular in terms of debugging and analysis. This evolution in computational power made symbolic execution possible, as the time for a complete or at least partial analysis was subsequently reduced. Some of the tools that popularized this technique are z3, rosette, and angr.

2.2.2 Execution Tools

For the symbolic execution in this project, there are numerous tools that can be used. However, angr was chosen because it is an open-source community-backed project against other proprietary solutions.

angr



Figure 2.4: Angr logo

angr⁸ is an open source binary analysis tool that performs symbolic execution on binaries. It is built on Python and integrates both static and dynamic symbolic ("concolic") analysis. The advantage of using angr is its support for multiple architectures, built on Python, and ease of use. Furthermore, the interfaces that angr provides creates a framework for correctly lifting the control equations. Angr supports more than double of the languages and architectures of other solutions, and those programming languages include: x86, x86-64, ARM, AARCH64, MIPS, MIPS64, PPC, PPC64, and Java. Angr's interface is through command-line execution, and it provides a fast and reliable way of performing binary analysis and program inferring.

⁸https://angr.io

Apart from symbolic execution, some of the features that angr provides are: controlflow graph recovery, disassembly and lifting to intermediate languages, and decompilation to AIS (angr intermediate language). Furthermore, angr provides extensibility for analysis, architectures, platforms, and more.

Claripy

Claripy⁹ is an abstracted constraint-solving wrapper, integrated in angr. It is similar to Z3, and provides a theory solver. Claripy uses ASTs to interact with the different elements in the constraint solver. These ASTs abstract away the differences between mathematical constructs that Claripy supports. In this case ASTs are per se the variables that substitute memory and register writes/reads. There are three ASTs that Claripy supports:

- **BV**: Corresponds to a Bitvector. It can be symbolic or concrete (with a value).
- **FP**: Corresponds to a Floating-Point number. Just like BV, it can be symbolic or concrete.
- **Bool**: Corresponds to a Boolean operator. Its usage is similar to that of BV and FP.

With these three ASTs, which most of the time are not necessary to directly interact with, symbolic execution can be performed to analyze binaries and programs.

2.3 PLC Binary Analysis

One of the cyber-physical devices used for this thesis is a PLC device, built on the WAGO PLC programming language. Symbolic execution techniques were performed on this device, and control differential equations were lifted, without previously knowing information about the PLC itself.

A PLC or Programmable Logic Controller is an industrial computer adapted for the control of a manufacturing process. Its main characteristics are high reliability, process fault diagnosis, and strong physical properties. These devices are ubiquitous in the industry world and follow specific design guidelines and constraints.

⁹https://github.com/angr/claripy

2.3.1 PLC Architecture and Characteristics

One of the attacks of this thesis was carried out on a CODESYS¹⁰ platform-based PLC, running binary files created with WAGO¹¹ CODESYS is a hardware-independent IEC 61131 platform for industrial control systems (ICS). The decision to analyze these devices is due in part to the fact that CODESYS is widely used in industry, and partly because the aim was to simulate 2.3.3's attack with the lifted differential equations. CODESYS is used by 250 manufacturers and has a significant market share in the field of industrial control platforms, as can be seen in Table 2.2

Company	Development Platform	CODESYS-based?
Rockwell Automation	Studio 5000 Logix Designer	No
Siemens	$\operatorname{STEP7}$	No
ABB	Automation Builder	Yes
Schneider Electric	SoMachine	Yes
Bosch Rexroth	Indralogic	Yes
Wago Kontakttechnik	WAGO-I/O-PRO	Yes
Eaton Industries	XSOFT-CODESYS	Yes
Beckhoff Automation	TwinCAT	Yes
Lenze Automation	PLC Designer	Yes
Owen	CODESYS	Yes
Omron	CX-One	No
SEL	acSELerator	Yes
ifm electronic	CODESYS	Yes
STW Technic	CODESYS	Yes
Berghof Automation	CODESYS	Yes

 Table 2.2: Automation Platforms of ICS Vendors
 27

Tennessee Eastman Chemical Process

The target process is based on the Tennessee Eastman (TE) chemical progress which is based on a model presented from 28. The version of the analysis is modified to meet the requirements of the ICSREF paper, 27, because the attack will be used to validate the lifting system. The TE process is a realistic simulation of a chemical process, released to the academic community as a reference process 29, which uses pressure output and conditions to model attacks on an Industrial Control System.

¹⁰https://www.codesys.com

¹¹https://www.wago.com/global/automation-technology/discover-software/codesys-2

2.3.2 Proportional Integral Derivative (PID) Controller

For this project, it was not feasible to analyze a random binary, so it was decided that an analysis would be performed only in the PID_FIXCYCLE function. The PID_FIXCYCLE function can be used to control a Proportional Integral Derivative (PID) controller, widely used in industrial systems.

A Proportional–Integral–Derivative controller is a control loop mechanism that employs feedback in applications that require continuously modulated control. A PID controller is governed by Equation [2.1] (parallel form) [30].

$$u(t) = K_p e(t) + K_i \int_0^t e(\tau) \,\mathrm{d}\,\tau + K_d \frac{\mathrm{d}\,e(t)}{\mathrm{d}\,t}$$
(2.1)

In Equation 2.1, the terms K_p , K_i , and K_d represent the non-negative coefficients of the proportional, integral, and derivative. However, there is a standard form that is widely used in industry (Equation 2.2) where instead of PID coefficients, T_i and T_d are used. These represent the *integral* and *derivative* time, respectively. In this form of the equation the parameters have actual physical properties rather than being parameters. The sum of both terms is actually a single new error that is compensated for by the architecture of the algorithm. In this case, the representation is clearer.

$$u(t) = K_p(e(t) + \frac{1}{T_i} \int_0^t e(\tau) \,\mathrm{d}\,\tau + T_d \frac{\mathrm{d}}{\mathrm{d}\,t} e(t))$$
(2.2)

The PID controller continuously calculates an error value e(t) as the difference between a set-point and a measured variable. It then applies a correction based on the calculations set by the equations. In this case, the focus will be on PID_FIXCYCLE, which, as mentioned, represents a PID controller for which the cycle time can be set manually. [31]

In terms of the output and input of this function, they are presented in Table 2.3

These inputs and outputs will be inferred and can be used independently to control the lifted behavior of PID_FIXCYCLE. The input values are determinants for the correct execution and simulation of the attack presented in ICSREF.

2.3.3 ICSREF PLC Analysis Tool

ICSREF [27] or Industrial Control Systems Reverse Engineering Framework, "automates the reverse engineering process for ICS binaries and can provide information on the physical characteristics of a system captured in the ICS binaries controlling it, without any

Scope	Name	Type	Description	
Input	ACTUAL	REAL	Actual value, process variable	
	SET_POINT	REAL	Desired value, set point	
	KP	REAL	Proportionality const. P	
	TN	REAL	Reset time I in sec	
	TV	REAL	Rate time, derivative time D in sec	
	Y_MANUAL	REAL	Y is set to this value as long as $MANUAL =$	
			TRUE	
	Y_OFFSET	REAL	Offset for manipulated variable	
	Y_MIN	REAL	Minimum value for manipulated variable	
	Y_MAX	REAL	Maximum value for manipulated variable	
	MANUAL	BOOL	TRUE: Manual: Y is not influenced by con-	
			troller FALSE: Controller determines Y	
	RESET	BOOL	TRUE: Sets Y output to Y_OFFSET and	
			reset integral part	
	CYCLE	REAL	Time in s between two calls	
Output	Y	REAL	Manipulated variable, set value	
	LIMITS_ACTIVE	BOOL	TRUE: Set value would exceed limits	
			Y_MIN, Y_MAX	
	OVERFLOW	BOOL	Overflow in integral part	

Table 2.3: Inputs and Outputs for PID_FIXCYCLE

prior knowledge of the system." This tool allows for the analysis of PLC binaries, obtaining function signatures, memory inputs and values, and correctly analyzing register values. It is also capable of creating function call maps and presenting the information through an API.

ICSREF is used to simulate an attack on the Tennessee Eastman process. They have integrated in the binaries the attack to that specific process, and in order to prove that InteGreat is able to correctly lift the control differential equations, an attack is done on the same process but using the lifted equations. This is the reason why ICSREF was useful in achieving the project objective.

ICSREF as such provided the memory values to simulate the attack and helped to infer PID_FIXCYCLE from the TE.PRG binary file.

2.4 Reachability Analysis

Reachability analysis consists of the evaluation of all possible states reachable from an initial set-point state given certain constraints and input parameters. In general, the goal is to check whether a set of final states can be reached, within reasonable input parameters, from a set of initial states [32]. Factors that may influence the reachability analysis

could be additional constraints on any state, a specific requirement for reachability paths, iterative reachability, or trying to attain states by giving preference or rewards to certain states. Reachability problems can be applied to numerous fields, such as finite- and infinite-state concurrent systems, physical models, hybrid systems, and more.

The study of reachability analysis dates back to the early 1970s, with the first Petri net experiments [33]. Since then, it has been developed in recent years, especially in computer science, where the goal is to obtain complete automata models (see Section 1.4.3). However, constraints in the amount of computational power and costs of developing and obtaining new reachability analysis tools have hindered its development in the early 2000s.

Automata models are basic for correctly interpreting what a reachability analysis tool aims to do. Basically, a reachability analysis works on top of a pre-existing automata model, to compute states, transitions, and constraints in the system.

2.4.1 DaDRA



Figure 2.5: DaDRA logo

DaDRA¹² is a Python library for Data-Driven Reachability Analysis. The goal of the package is to accelerate the process of computing estimates of forward reachable sets for nonlinear dynamical systems. This package allows for the execution of a reachability analysis on different Python programs. In terms of usefulness, it helped to determine the different states that the quadcopter could reach once the input parameters were locked. This tool allows for a clear and user-friendly representation of the reachability analysis and provides an interface to that simulation.

2.4.2 JuliaReach



Figure 2.6: JuliaReach logo

¹²https://github.com/jaredmejia/dadra

JuliaReach¹³ is an open-source reachability analysis tool that "implements reachability analysis methods for systems of ordinary differential equations (ODEs), for both continuous and hybrid dynamical systems."

JuliaReach is not used at this stage in this project; however, it is worth mentioning it as its capabilities are greater than that of DaDRA's and provide extensive reachability analysis. The aim is to integrate JuliaReach into the final binary that will be presented later for the conference.

Nevertheless, JuliaReach currently provides support for the following types of system:

- Continuous ODEs with linear dynamics
- Continuous ODEs with non-linear dynamics
- Continuous ODEs with parametric uncertainty
- Hybrid systems with piecewise-affine dynamics
- Hybrid systems with non-linear dynamics
- Hybrid systems with clocked linear dynamics

These systems fall exactly in the expected goal for this project.

2.5 Radar Simulation

For the analysis of Continental's Radar, it was necessary to simulate, using NXP's RadarSDK, the behavior of such a device in a virtual environment. Continental's radar is based on the NXP S32 family of chips, which are built on a 32-bit PowerPC architecture. This simulation of that device included the use of MATLAB and NXP's RadarSDK.

2.5.1 MATLAB

MATLAB¹⁴ is a multi-paradigm programming language and computing environment developed in the late 1970s by Mathworks Inc. The strengths of MATLAB stem from its numeric computing features and the presence of toolboxes, such as the Signal Processing Toolbox, with multiple applications in the signal and processing fields. For this thesis, the following additional features were used.

¹³https://juliareach.github.io/

¹⁴https://www.mathworks.com/products/matlab.html



Figure 2.7: MATLAB logo

Signal Processing Toolbox[™]

The signal processing toolbox for MATLAB, "provides functions and apps to manage, analyze, preprocess, and extract features from uniformly and non-uniformly sampled signals" [34]. This toolbox provides efficient and optimized functions for signal processing, such as FFT, refactoring, filters, frequency domain visualizations, and more. NXP's Radar Demo uses this library to provide fast operations while generating 3D FFTs and other processing elements required for the example.

The advantage of using this toolbox is that it is compatible with GPU/CUDA[©] acceleration and its functions can be exported to C/C++, with MATLAB's Coder App, which is used by NXP's software to obfuscate the contents of their signal processing code.

NXP RADAR Toolbox for S32R



Figure 2.8: NXP logo

NXP's Radar Toolbox is a complementary development environment for NXP's S32 family of chips. It offers a path of integration between advanced radar signal processing capabilities and microcontroller capabilities, for generic software task and car bus interfacing. It also provides multicore architecture support and signal processing acceleration [35].

2.5.2 NXP Premium RadarSDK

RadarSDK¹⁵ is part of the NXP Semiconductor Automotive Radar System package. It provides capabilities to program and build tools for NXP's automotive radars (S32R45 and S32R41 families) and tools for debugging. While access to RadarSDK is limited to

¹⁵https://www.nxp.com/design/automotive-software-and-tools/premium-radar-sdk-advance d-radar-processing:PREMIUM-RADAR-SDK



Figure 2.9: Premium RadarSDK Processing Chain Source: Courtesy of NXP Semiconductors

paying customers, some of the functionality and examples are available, while following NXP'S terms and conditions.

RadarSDK is used as the third target for the program. The advantage of using this development environment as a target is the structure and availability of kernels for MAT-LAB. It includes the following elements 36.

- SPTDriver
- SPTKernels
- Matlab bitexact model for SPT kernels
- RF Abstract API for NXP FE (incl SPI & CSI2 I/F)

2.6 Parallel Execution

Some other useful tools used for the development of this thesis project include these command-line tools, that helped both in the execution and evaluation of the final tool.

2.6.1 tmux



Figure 2.10: Tmux logo

Tmux¹⁶ is a terminal multiplexer, that is, a program that allows multiple terminal processes to be run at the same time. Tmux sessions persist in time, even if there is no connection, and it is especially useful for headless machines. Tmux is easily accessible though a terminal connection, and provides an easy interface for the development of programs that required extended execution times. Some of the main features of tmux are:

- Session persistence: tmux sessions, unless closed, persist even if a user is not connected. This allows for the continuation of previous work and the ability to connect from multiple ssh sessions to the same tools and working environment.
- Session management: tmux allows to execute multiple "individual" commandline processes at the same time without having to interrupt any one or having to create new connections.

This tool was really useful for the execution of large binary analysis, using the University of Illinois S&PR@I servers. Furthermore, the ability to maintain sessions over different computers allowed for the execution both at the laboratory and remotely.

2.6.2 keep



Figure 2.11: Keep logo

Keep¹⁷ is a simple command-line toolkit that allows saving terminal commands across for ease of use. Commands are saved with a small description, and powerful search patterns allow for the easy execution of repetitive/tedious command-line commands. Furthermore, keep allows the synchronization of those commands by means of a GitHub gist.

¹⁶https://github.com/tmux/tmux/

¹⁷https://github.com/OrkoHunter/keep

2.7 Memory read

Techniques for reading memory chips, such as the one present in the coffee maker, were necessary. Although these devices were used, actual memory acquisition was unsuccessful due to unforeseen reasons.

2.7.1 Arduino



Figure 2.12: Arduino logo

An Arduind¹⁸ is an open-source integrated single-board computer that contains, in a single package, a wide array of components for low-power computation. Arduino boards are widely used in embedded systems due to their cost and capabilities.

In this thesis, an Arduino Mega 2560¹⁹ was used to try to obtain memory from a Winbond chip from the coffee maker, with no success.

2.7.2 Arduino libraries

The library used for SPI memory acquisition is SPIMemory²⁰. It contains easy-to-use commands and compatibility with a large amount of SPI memory vendors.

2.8 Other tools

These tools and programs are necessary for the execution of the project and helped in achieving the goals set out at the beginning. Some of these are basic, such as programming languages and IDEs, and some others are more task-specific and present a steep learning curve.

¹⁸https://www.arduino.cc/

¹⁹http://store.arduino.cc/products/arduino-mega-2560-rev3

²⁰https://www.arduino.cc/reference/en/libraries/spimemory/

2.8.1 Python



Figure 2.13: Python logo

Python²¹ is a high-level programming language. It is interpreted and general purpose, and provides one of the most extensive documentations and toolkits, through add-on libraries. Its popularity has risen over the past few years, holding the first position as the most popular programming language in some of the latest statistics [37].

For the development of this project, Python3 and Python2 and a multitude of Python libraries and resources were used. Some of those have already been mentioned, like angr, DaDRA, however, an excerpt of the most important packages follows in Table 2.4.

Name	Description
matplotlib	Comprehensive library for creating static, animated, and interactive visu-
	alizations in Python
regex	String matching utility
numpy	Mathematical library that provides multidimensional array objects, vari-
	ous derived objects (such as masked arrays and matrices), and an assort-
	ment of routines for fast operations on arrays

Table 2.4: Excerpt of Python packages used in the project

2.8.2 Jupyter Notebook



Figure 2.14: Jupyter Notebook logo

²¹https://www.python.org

Jupyter Notebooks²², formerly a spin-off of IPython, is a web-based interactive computer environment to create notebooks. The advantage of Jupyter Notebook is that it can be integrated with different programming language kernels and provides interactive support for a multitude of programming languages.

In this project, Jupyter notebooks were used to prototype and verify the correctness of the inferred functions decompiled and disassembled from Ghidra and, as such, provided an easy way to verify the initial concepts. The notebook was used to first familiarize with the developing environment and to perform checks and verification. However, its use was limited to the beginning of the project while prototyping a solution.

2.8.3 IPython

IP[y]:

Figure 2.15: IPython logo

IPython is a command-line shell for interactive computing for Python that provides a kernel for the execution of user code from Jupyter Notebook and other programs. It is also responsible for computing the completions of the Qt console. In this project, IPython is used in conjunction with the Jupyter Notebook, moreover some of its features are used to communicate between the kernel and the specific functionalities needed for symbolic execution and binary analysis [38].

2.8.4 MPLAB X IDE



Figure 2.16: MPLAB X IDE logo

MPLAB X_{23}^{23} is a proprietary IDE (Integrated Development Environment) released by Microchip Technologies. It is designed to be able to program all of Microchip's PICbased microprocessors. It supports 8/16/32 bit microcontrollers and supports external programmers.

²²https://jupyter.org

²³https://www.microchip.com/en-us/tools-resources/develop/mplab-x-ide

This program was used in the early stages of binary analysis, in conjunction with the PICKit 4 Programmer, to try to obtain the memory of the PIC32 coffee maker chip. However, due to hardware locks, its use was limited and short.

MPLAB PICkit 4 In-Circuit Debugger

The PICkit 4²⁴ is a microcontroller debugger, created by Microchip Technologies, that works in conjunction with MPLAB X. It was used to connect to the debug port of the PIC 32 through a self-made adapter to RJ11. However, its use was unsuccessful as mentioned above.

2.8.5 Git



Figure 2.17: Git logo

Git²⁵ is a distributed version control system. It is an open-source project that is capable of managing small to large projects efficiently. Version control systems are focused on the ability to control multiple files and versions concurrently and provide with the ability to test features before deploying them through means of branches and forks.

For this project, it was used to collaborate between team members and has an easy way to collaborate with external parties that have helped in this project.

GitHub



Figure 2.18: GitHub logo

In order to correctly implement and correctly use all of Git's features, GitHub²⁶ was used for source control. GitHub is a web-based interface that deploys all of Git's features

²⁴https://www.microchip.com/en-us/development-tool/PG164140

²⁵https://git-scm.com/

²⁶https://github.com/

and provides an easy user interface. It can be synchronized between devices and team members.

2.8.6 Visual Studio Code



Figure 2.19: Visual Studio Code logo

Visual Studio Code²⁷ is a source code editor, built by Microsoft Corporation and released in 2016. Most of its code is open-source under the MIT license, and according to the 2021 Stack Overflow Developer Survey, it was the most widely used IDE 39.

The advantage of VS Code over other editors is the possibility of adding plug-ins, both official and community-made plug-ins. This allows for the integration of the IDE with Git version control in an easy way, TeX editor, Markdown editor, SQL Query manager, multiple language integration, Jupyter Notebooks, etc.

The ability to provide such integration and compatibility with languages makes the development of code and this thesis easy.

2.8.7 Servers and Physical Devices

Finally, this project needed both computing power and an environment to deploy solutions and tests. This was possible by the use of multiple servers provided by the director of this thesis and an additional server provided by the author hosted at Hetzner²⁸.

The use of all of these servers was done through ssh and headless execution.

²⁷https://code.visualstudio.com/

²⁸ https://www.hetzner.com/

Chapter 3

State of the Art

This chapter introduces some of the previous work in the fields of system verification and analysis in the computer field. Furthermore, the state-of-the-art of some of the tools presented in Section 2 is explained in further detail, especially the concepts and theory behind them.

As of right now, there are few or no tools that allow for the integration between high- and low-level code. Furthermore, there has not been much work done in terms of a security-focused tool that builds its inference and verification schemes from the ground up, that is, from bits to high-level programming languages and domain-specific languages. InteGreat aims to bridge that gap and be a cybersecurity and system verification-focused tool, by combining some of the most state-of-the-art techniques, libraries, and methodologies.

3.1 Previous Work

Since the introduction of the first embedded systems, there has been a tremendous amount of work on both their development and evolution. As was mentioned, embedded systems, and for that matter, cyber-physical systems, have become omnipresent in our world. But with the increase in popularity, there is also an increase in vulnerabilities discovered and the need for system verification.

Work on system verification has also been growing in recent years. With more compute power, testing through "brute force" has become cheaper as systems have become more powerful and can be done in some specific devices. These devices typically require high levels of safety and stability in their systems. However, as embedded systems are becoming increasingly cheaper, there is a need to deploy novel solutions and products as quickly as possible, and if that requires reducing testing times and cases, it is sometimes preferred. The clear example is the number of devices that continuously have patches applied to their firmware or software due to vulnerabilities.

The work in dynamical systems, as explained in Section 1.3, has evolved from the attempt to infer complex physical systems into a shift to the computational world. These techniques, designed at first for continuous systems, can be applied to discrete statemachine systems, by means of hybrid automata models. Some work has been done on this domain in 13. However, little has been done in terms of verifying systems from the ground up to a high-level programming language. Most, if not all, verification schemes for cyber-physical systems depend on lifting the models to C code, or at least pseudo-C. Nevertheless, for the most part, these implementations are neither comprehensive nor implemented in real life in practice.

The shortcomings of some of the previous work stem from the lack of microarchitecture and low-level programming adjustments. Techniques for high-level analysis have been developed and are well known, but there is a lack of detailed studies of lower-level code analysis in their properties and specific characteristics. Here is a more detailed analysis of previous work done in some of the fields concerning this thesis.

3.1.1 Dissasemblers and Decompilers

The work on decompilers has improved greatly in the last 5 years or so. Since Ghidra was released to the public in 2019, including the decompiler and disassemble software, its implementations have been numerous. However, the work on decompilers is still ongoing. New sleigh specifications and different architecture support, to translate binary code into actual assembly code instructions, are becoming more precise, especially for CISC architectures, which present variable-size instructions [40].

3.1.2 Hybrid System Verification

In terms of hybrid system verification, work has been done on system verification, using domain-specific languages such as Coq and Coq's proof assistant. An example of this analysis is given in the VERIDRONE paper [41]. The purpose of this verification is to provide safety for programming operations. In addition to the VERIDRONE article, further analysis of the code has been carried out with the development of a new DSL as seen in [42]. However, there is no further work in terms of low-level verification of hybrid automata systems.

3.1.3 Function Matching

Function matching development has been extensive, especially in recent years, as seen in 43, 44, 45. Work on existing vulnerable function matching and function research. These studies can be helpful in terms of integration into the program. The work on this tool pretends to find another way to match functions and discover vulnerabilities.

3.1.4 Reachability Analysis

Reachability analysis has been extensively studied in terms of high-level code, but the development of this analysis, taking into consideration the limitations and difficulty of low-level code, such as assembly, has not been widely studied. As studied in [46], [47], these provide safety verification in continuous domains but lack some considerations on the more intricate parts of lower-level execution.

3.2 Improvements and Novelties that the Project Introduces

This project bridges the gap that currently exists between low-level code analysis and high-level representation. The ability to represent, in clear Python statements, complex programming functions provides a great tool for vulnerability and stability analysis.

Moreover, its ability to provide support for multi-architecture, multi-platform system verification adds to the usefulness of the tool. In future iterations, the configuration package for each architecture will be programmed using a set of .json files. With this abstraction in mind, it is not far fetched that apart from the three studied architectures (arm, x86, PowerPC), the system could be easily expanded to other architectures and useful devices.

One of the limitations that the project has, the inability to produce consistent binary analysis for control loop functions, could be a feature in the future. There is work being done at the University of Illinois in terms of function identification and characterization for multiple architectures. Although the work focuses on the search for library vulnerabilities, this ID technology could prove useful for the recognition of known control loop functions, similar to what ICSREF does with the identification of PLC functions PID_FIXCYCLE [27].

Finally, the tool provides ease of use. For programs that have identified functions, the work for the end user is easy. However, there needs to be some understanding of binary file disassembly and program structure, as most programs are not fully compatible with automatic disassembly and equation lifting.

Chapter 4

Project Definition

In this chapter, the motivation, objectives, and plan of the project are presented. The aim of a fully developed system verification platform will be emphasized, even if the extent of such a task is not achievable in the scope of this project.

4.1 Motivation

The motivation for this project comes from the search for new and novel techniques to verify and analyze the cybersecurity of embedded systems, and more specifically cyberphysical systems. However, this verification scheme can be expanded to other devices that rely on continuous control loops to perform their actions. This system verification is vital due to the increasing number of devices that, in the name of cheapness, lack system and security verification.

Once an embedded system goes through the first stages of development, problem definition, system design, coding, debugging, and testing, there is always a risk that an already programmed and used system may have implementation error or an unknown bug may affect its utility. These errors could even cause a catastrophic failure in device operation. Therefore, it is necessary to verify and correctly assess that the performance of a gadget is as expected and that no known or unknown situations may arise from its operation. With this tool, after the lifting of differential equations, a further analysis of state reachability, provides a study of unstable states and unexpected behavior. Further analysis may provide cybersecurity vulnerabilities through privilege execution and malicious firmware upload to the device with modified memory values.

With complete development of the lifting tool, it will be possible to analyze binary code from an embedded system, obtain looping functions, lift control equations, perform a reachability analysis, and find vulnerabilities in the code. With all this information, new techniques can be developed to further improve the tool.

4.2 Objectives

The objective of this project is the search for a multi-functional, multi-platform tool that can provide advanced analysis for cyber-physical system binaries. The aim is to be able to semi-automatically analyze a binary file from different architectures and to be able to lift the control routine or loop for that device. To achieve this goal, there are four main sections of the project that need to be completed.

- 1 Binary analysis and function identification. Correctly obtain and decompile the binary file into separate functions and be able to identify the main recursive control loops within the file. This section may be done partially manually, as the current function identification is limited by technology and lost naming conventions in the binaries. Furthermore, the entry points to loops and functions are sometimes dependent on the type of function calls the program has, either dynamic or static, and have to be manually adjusted for each case individually.
- 2 Symbolic execution and equation lifting. The binary files will be executed symbolically, using angr and claripy to correctly model interactions with read and written memory and register values. Once these operations are lifted symbolically, they are exported to a Python file that needs minimal modification to create a class. Then a verifier is built manually to verify the correctness.
- **3** Correctness of equation lifting. Verify and assess the correctness of the lifted equations. For this step, the behavior of the equation will be compared with the expected behavior of the code using graphs and variable simulation.
- 4 State reachability analysis. To finalize the acquisition of the control equations, a reachability analysis will be done to some of the binaries studied, using tools such as DaDRA. With these tools, the objective is to demonstrate that systems may reach an unexpected state in which their operation is unstable and no longer reliable. With this reachability analysis, it is possible to identify the memory and sensor input values that can cause errors in the system, thus creating vector cyberattacks.

4.3 Methodology

In terms of work methodology, an Agile-like scheme is used; however, due to the nature of the progress and development of the tool, some deviations were taken.

Weekly meetings were held every Monday to review progress. In these meetings, the current situation and short-term objectives for that week were established. Furthermore, there were no daily meetings, but due to the ability to work in the SPR@I (Security and Privacy Research at Illinois) laboratory in the CSL (Computer Science Laboratory)

building, concerns and questions were practically addressed immediately with the team and the project director.

4.4 Plan

The schedule and plan of the project are explained in this section. Furthermore, the completion of the objectives (only the main objectives are shown) is shown in a Gantt chart (Figure 4.1).

1 Initial assessment and project definitions

- 1.1 September 2021. Definition of the paper. Target selection: coffee maker and open-source drone. Objectives of the project, tools and libraries, concepts, and introduction. Setup of the environment and compatibility checks.
- **1.2 October November 2021**. Start of the device memory reading and collection. The coffee maker exploded. Drone manual analysis and initial equation lifting.
- **1.3 December 2021.** Final proof of concept. Reachability analysis of drone binaries and acceptance of the results of the proof-of-concept.

2 Project development and automatization

- **2.1 January 2022**. New objectives chosen due to the lack of resources in the initial devices. A PLC and a guitar pedal were chosen for the development of the research.
- 2.2 February April 2022. Further automatization and independence of the system. PLC analysis. An automotive radar system is chosen as the third target and the memory is read from it.
- **2.3 May 2022**. Summary of the project. Code cleaning and further automatization and interface. Presentation of the paper at a workshop and a written project.



Figure 4.1: Gantt chart of the project plan

Chapter 5

Development and Research

This chapter will focus on the methodology, devices, techniques, and results of the research, that is, how the project was built and what accomplishments or milestones were reached.

5.1 Analyzed Devices

Three main devices were analyzed for this project. However, work was done on several others that did not make it to the analysis, due to unexpected shortcomings or impossibilities. The focus will be on presenting a description of the devices, with specifications, and some of the problems encountered in terms of obtaining memory files. A further detailed analysis of the binary file specifics will be presented in Section 5.2.

5.1.1 Drone - Quadcopter

The binaries analyzed belong to an open-source quadcopter project whose aim is to develop and study control algorithms for a flying device. The objective of the original project was to obtain new control methods and apply them to the development of quadcopters. The new methods take into account the new algorithms in motion and dynamics done in recent work [48].

One technique that was implemented in the quadcopter software that will be analyzed in this thesis is a quaternion update function, specifically Madgwick Filter¹. Madgwick Filter is a novel way of making quaternion updates for drones and other aerial systems, which takes into consideration bias and sensor error by adapting recursively filters in the

¹https://github.com/bjohnsonfl/Madgwick_Filter

update functions. It uses the input of an integrated IMU (Inertial Measurement Unit) consisting of tri-axis gyroscopes and accelerometers, and MARG sensor arrays that also include tri-axis magnetometers [49].

The advantage of analyzing this drone binary file is that the drone binary files, the drone code, and the original Madgwick filter are available. This allows for both extensive reachability analysis and, most importantly, for checking that the lifted equations are correct and correspond to the original plan.

With all this, quadcopter binaries were used to evaluate the lifting of control equations for devices of arm architecture. As mentioned, not all binary functions will be studied, as the project relates only to control equations. As such, the focus will only be on Madgwick Quaternion Update.



Figure 5.1: Image of a Pluto drone Source: Courtesy of Pluto/Drona Aviation & amazon.in [50]

Characteristics and Data

- **Device**: Quadcopter Pluto Drone (simulated but real binaries)
- Manufacturer: Drona Aviation
- Architecture: ARM
- Microcontroller/Microprocessor: STMicroelectronics STM32F103 (Cortex-M3) [32-bit]
- Programming language used: C
- Analyzed binary: Madgwick Quaternion Update function on drone.bin binary file
- Open Source Project: Certain libraries used are closed sourced
- Resource link: https://github.com/heethesh/eYSIP-2017_Control_and_Alg orithms_development_for_Quadcopter
- Analysis scheme: Manual
Problems

The advantage of this device is that the code did not have to be read from physical memory. This allows for easy implementation and analysis of the different lifting schemes and greatly improved the speed of binary analysis. Some problems arose in terms of binary lifting, but these will be explained in Section 5.2.

5.1.2 WAGO PLC

The second device that was analyzed for control equation lifting is a WAGO based PLC. The file was taken directly from the ICSREF binary example files 27. Although some minor modifications were necessary to open it in Ghidra for initial evaluation and analysis, the behavior is exactly the same. However, the final version of the binary is explicitly presented by ICSREF.



Figure 5.2: Image of a WAGO PLC Source: Courtesy of WAGO

Characteristics and Data

- **Device**: WAGO PLC (simulated but real binaries)
- Manufacturer: WAGO
- Architecture: x86-32
- Programming language used: WAGO
- **IDE**: CODESYS
- Analyzed binary: PID_FIXCYCLE function on TE.PRG binary file
- **Open/Closed Source Project** (Some elements are propietary)

- Resource link: https://github.com/momalab/ICSREF
- Analysis scheme: Automatic

5.1.3 Continental Radar System

The latest device analyzed is a Continental ARS4-B Automotive Radar. Note that although this device was partially analyzed, the control equations were not lifted at the time of writing this thesis. However, it will be done before a future release of the conference paper.



Figure 5.3: Image of a Continental ARS4-B (Note that it is a Tesla Inc. branded part) Source: Courtesy of SystemPlus Consulting 51

Characteristics and Data

- Device: Continental ARS4-B Automotive Radar
- Manufacturer: Continental (ADC Automotive Distance Control Systems GmbH)
- Architecture: PowerPC
- Microcontroller/Microprocessor: NXP MPC5775/S32R274 [32-bit]
- Programming language used: C, NXP Proprietary
- **IDE**: NXP RadarSDK
- Analyzed binary: RSDK_offline_example.m from NXP's Radar SDK Library for MATLAB
- Closed Source Project
- Resource link: https://www.continental-automotive.com/en-gl/Passenger -Cars/Autonomous-Mobility/Enablers/Radars/Long-Range-Radar/ARS441
- Analysis scheme: Partial

5.1.4 Other Devices

Some other devices that were not useful for the final result were also analyzed. However, by studying these, numerous concepts were learned from their analysis and memory acquisition.

Keurig[©] K-Elite Coffee Maker

The first device studied in this project, even before any work on the initial analysis of the drone, is a Keurig semi-automatic coffee maker. This coffee machine was already disassembled and the board and components were already detached from the body and components of the coffee maker.



Figure 5.4: Keurig K-Elite coffee maker (model not exact) Source: Courtesy of Keurig

The purpose of this device was to obtain the memory values and to start performing embedded system analysis on the control loops that govern the functioning. The aim was to obtain and simulate an attack on the boiler system, to make it exceed parameters. There were two units available, one fully disassembled and the other functioning.

- **Device**: K-Elite[©] Coffee Maker
- Manufacturer: Keurig[©]
- Architecture: MIPS32
- Microcontroller/Microprocessor: Microchip PIC32MX360F512L
- Programming language used: Unknown (C possibly)
- **IDE**: MPLAB X
- Non-volatile memory make and model: Winbond W25Q128FV (SPI interface)



Figure 5.5: Debugging port interface pinout Source: Courtesy of MICROCHIP

- Analyzed binary: RSDK_offline_example.m from NXP's Radar SDK Library for MATLAB
- Closed Source
- Resource link: https://www.continental-automotive.com/en-gl/Passenger -Cars/Autonomous-Mobility/Enablers/Radars/Long-Range-Radar/ARS441
- Analysis scheme: Partial

When analyzing the coffee maker, two catastrophic failures occurred that impeded memory read operations. The first disassembled board device was in a precarious state, and due to some unfortunate reasons, the board's power supply short-circuited with the metal plate, causing it to fail. It was possible to repair it through some reverse engineering work on that board, but unfortunately another explosion of two capacitors, due to a completely different reason, impeded the acquisition of data from that coffee maker board.

On the second unit, no disassembly was performed. A PIC Kit 4 Microchip Debugger was used to connect to an RJ-11 style port using a self-made adapter. An example of the pins of the debugging port is shown in Figure 5.5.

However, that debug was not completed because the microprocessor is hardwarelocked, by means of a set pin. Therefore, at that point, it was decided that the coffee maker would not be used for the project.

Guitar Pedal

In some of the first stages of the project, a guitar pedal was used to verify the proof of concept. The advantage of using an electronic guitar pedal is the number of repetitive

control loops it presents, according to the different presets and desired sounds. Note that this sound morphing is done with computer processing rather than analogous processes.

Although the initial decoding was promising, it was decided against because it was too simplistic and was not really useful for consideration as a connected embedded system or a safety-critical system.

Mitshubishi Radar System

Before analyzing the Continental ARS4-B system, a Mitsubishi-built radar system was acquired for possible analysis. However, once the device was physically in the laboratory and the microprocessors were analyzed, it was determined that it would be unwise to obtain the data from it.



Figure 5.6: Mithubishi Automotive Radar (front & side) Source: Author's work

Mitsubishi uses its own internal microprocessors and architecture. It presents a RISC based architecture with 84 instructions. At that stage of development, it was considered that a disassembly layer should be built for the specific device, but the director defended against it. It was not worth the progress on creating a new disassembler without knowing if the actual memory of the device could be read.

- Device: Mitsubishi Automotive Radar
- Manufacturer: Mitsubishi
- Architecture: RISC Based [32-bit]
- Microcontroller/Microprocessor: Mitsubishi M32171F4VFP
- Non-volatile memory make and model: Integrated in the microcontroller
- Closed Source
- Analysis scheme: Not completed.

At this point, it was decided to proceed with three devices, the drone, the PLC, and Continental/NXP's Automotive Radar system.

5.2 Used Techniques

The technique for analyzing binaries is similar in all three cases. However, there are specific concerns for each of the devices, due to their architecture, available information, and other factors.

5.2.1 General Technique and Methodology

The Drone and PLC were fully analyzed, consisting of a step-by-step analysis schema. However, the Automotive Radar has not been fully analyzed, as mentioned earlier, due to time constraints and difficulties. General techniques include the following steps:

- **1 Initial binary loading**. The binary files were loaded into Ghidra for an initial assessment. Disassembly and decompilation were performed with the objective of obtaining the structure of the binary.
- **2** Binary analysis and function ID. The binary file is analyzed for function structures, memory structure, and main program execution.
- **3** Depth limit setting. It is at this point that the function to analyze is set and the decision is made about the depth level of the analysis. It is decided whether functions should be symbolically executed and substituted for their purpose, e.g. a floating-point division function substituted for the division operation on claripy, or whether the symbolic execution goes to lower levels, down to assembly code.
- **4** Analyzer code modification. The general analyzer code is then modified to adapt it to the specifics of the binary file, such as the entry point or certain execution patterns that need to be executed.
- **5 Equation lifting**. Running the analyzer and acquisition of partial/complete lifted equations.
- 6 Verification and validation. Verification of the outputted files and checks that the files are executable and the equations are correct based on the initial expected behavior.

5.2.2 Specifics for the Drone Analysis

Analysis Steps

For the analysis of this device, the binary was first loaded in Ghidra. After an initial analysis of the binary file, problems with decompilation into pseudo-C were encountered.

After determining the function mapping in terms of register inputs and outputs using functions created by the author, it was then possible to correctly assess functions, function trees, and function calls using Ghidra, ghidra_bridge and Jupyter Notebook.

After completing the initial analysis, it was then possible to obtain expression maps corresponding to the inputs and outputs of Madgwick Quaternion Update by means of Python-made execution programs. However, unlike the complete classes that the PLC binary analyzer produces, it was necessary to minimally modify these documents to make them executable and obtain reasonable expression maps for the binary.

After the latest adjustments in terms of expression map execution, it was then possible to perform a reachability analysis on the function using DaDRA. For simplicity, the reachability analysis was performed only by changing one of the input values of the gyroscope.

Problems Encountered

Madgwick Quaternion Update, and for that matter, the whole drone binary file uses SEGGER's floating point operations library (emFloat).² SEGGER emFloat is a highly optimized library component for SEGGER's C Runtime Library. It provides highly efficient floating points operations following IEEE 754 rules, designed specifically for embedded systems. The advantages for using this library in the embedded system is its efficiency, fast operations and ability to compute in a small number of instructions floating point operations. However while analyzing Madgwick Quaternion Update, numerous problems developed from the use of this library.

The SEGGER library uses two distinct registers to represent a 32-bit value. Instead of using the architecture's full 32 bit registers, it uses 16 bits out of each register and operates on those reduced vectors. While in terms of efficiency, according to their data, the library is extremely efficient, the disassembler and decompiler have a hard time interpreting both input and output registers. This problem required that any call to a floating-point function be symbolically executed.

With this compromise, a decision was made that instead of lifting the equations down to the instruction set, they will be inferred down to the floating-point operation library. The advantage in this case of the arm architecture and the compiler used for the drone binary is that a lot of information was not lost on compilation in terms of function names and IDs. Therefore, Ghidra was able to easily identify the function names, and with that, while symbolically executing it with angr, it was a matter of simulating the floating-point operations.

Although this inconvenience is limiting in terms of the universality of the tool, it is an

²https://www.segger.com/products/development-tools/runtime-library/technology/float ing-point-library/

advantage that the inference of equations can be done for different depth levels. In this matter, the improvements in function ID and the future database that is being developed for that purpose in the research laboratory at the University of Illinois will be useful in terms of future configuration parameters of the tool.

5.2.3 Specifics for the PLC Analysis

Analysis Steps

In this case, the binary analysis of the drone was similar to that of the drone. However, there were several key differences throughout the system. The file was first imported into Ghidra, but because the instructions in x86-32 are variable in size, Ghidra is unable to disassemble any function. It was necessary to use radare2 and find that if a forced decompilation was done on the last function of the binary, there is a call to the main function from that point. Forcing the decompilation with some non-default parameters in Ghidra, it was possible to obtain those values.

Once these were lifted, it was only necessary to port and abstract those memory values to angr/Python. Knowing the entry point of the main control loop was really useful for angr, as the state machine could easily be symbolically executed.

After the binaries were symbolically executed, the equations were lifted into Python.

Problems Encountered

In the PLC analysis, most of the problems came from the initial analysis. Due to the variable instruction size of x86, Ghidra presents difficulties in disassembling instructions. When the initial binary was loaded for the first time, Ghidra needed specific commands to correctly discover and decompile those functions.

It was decided that the analysis should start with the latest and only function that Ghidra could easily disassemble. In that function, subsequent calls to one function are made, and with the aid of radare2, it was possible to determine that decompilation of that function call, provided with the initialization function, by means of the binary structure.

Once that initialization function was performed, it was a matter of further disassembling in Ghidra to obtain the main control loop, in this case PID_FIXCYCLE. The information obtained in Ghidra was also corroborated with the decompiling function that the ICSREF tool presents. It includes an experimental identification of PID_FIXCYCLE that was able to determine the initial function PID_FIXCYCLE at 0x1624.

With all of this, when trying to decompile the functions in radare2, two other problems



Figure 5.7: Main radar board with markings Source: Author's work

arose that required the modification of several files and especially adjustments in the analyzer (analyzer.py). For some reason, the function calls to PID_FIXCYCLE, DERIVATIVE, and INTEGRAL did not have the correct memory address assigned to the call. It is unknown whether it is due to the decompiler or human error. The other problem came from the location of the last routine. Ghidra arguments that it does not exist, so it is necessary to force it to exist, and then it is possible to execute symbolically the binary.

5.2.4 Specifics for the Automotive Radar Analysis

In the last device, the team first tried to read the binary files directly from the device memory. The device presented what appeared like two debugging ports, although they were not readily accessible, as there were only traces on the radar's PCB. Both expected ports are shown in Figure 5.7. We expected the port encircled in red would be JTAG and the port encircled in yellow would be BDM. After a long week of analysis and trial and error, it was determined that no standard protocol was present in any of the debugging ports, as the traces and ground positions did not correspond to any known interface, whether it was JTAG, BDM, or SPI. The microcontroller included in the package supports the Freescale (NXP) BDM interface and contained what was possibly an interface, but the layout and pin connections were not satisfactory. In the end, it was decided not to spend more time on memory acquisition, as this project is more focused on the lifting of the bytecode, rather than the whole memory reading process.

With this change in plans, it was decided that for the analysis of automotive radars, it was necessary to use the complex licensing scheme for NXP's libraries. With that, NXP's RadarSDK will be used, and the MATLAB development environment, along with the Signal Processing toolboxes, will be the final test bench. Then it was necessary to change the analysis steps and technique.

The files are present in an example RSDK folder. They have sample data and output several MATLAB graphs with the calculated values, instead of actual CAN bus data. Therefore, after some exhaustive and manual analysis of binaries and data structure, it was determined that a full compilation must be made into C code using Matlab's Code Generator.

5.3 Research Results and Conclusions

After exhaustive research of the three devices, some conclusions were reached.

- Manual analysis is required. Except for basic RISC-based architectures, which keep function information and have "perfect" decompilations, some manual processing is always necessary. Whether it is selecting the entry point of the main function or choosing what depth level the analysis will reach, it is inevitable. Furthermore, depending on the depth level, complex symbolic execution of functions may be performed, which includes function ID and library simulation.
- There is possibility of complex binary analysis. Although computationally intensive, the tool is expected to perform adequately on larger binaries and when performing a full binary analysis. Some of the worries are that all functions are correctly mapped in case symbolic execution is performed at the function level, and that symbolic analysis gets exponentially more complex when different conditions are used. Therefore, some of the more complex programs that have multiple "branches" could easily overload execution and not work properly.
- Verification schemes. The verification schemes for this type of lifted equation are complex but necessary. At this point, some of the best examples of system verification are reachability analysis and graph plotting. However, there is a need to generate better tools for verification and correctness, in order to improve the credibility and safety of the tool.

Chapter 6

Developed Tool - InteGreat

In this chapter, we present InteGreat. This is the tool that has been developed for this thesis. It is developed in Python and uses other tools presented previously in Section 2. The structure, capabilities, characteristics, and finally its usage of components and some recommendations are described in great detail. The shortcomings and problems are explained in Section 7. An installation guide for all tools used is presented in Annex B.

6.1 Structure

The structure of the program follows a paradigm that was briefly explained in Section 5.2.1, but will be explained in greater detail.

In general, there are two main schemes of decompilation. There is a manual version, used by the drone binaries, and a more automatic version, used by the PLC. Decompilation and lifting follow these patterns, as shown in Figures 6.1 and Figure 6.2, respectively.

6.1.1 Common Steps between Workflows

While those two workflows are distinct in nature, they follow similar steps. In both, it is necessary to first perform an initial analysis in Ghidra, or radare2. This is necessary to



Figure 6.1: Manual workflow





CHAPTER 6. DEVELOPED TOOL - INTEGREAT



Figure 6.2: Automatic workflow

find the main function, any control loop, or any other function of interest. As mentioned, there are limitations to symbolic execution and the number of unconstrained variables that could be handled; therefore, it is necessary to take into account the limitations. The necessity is for the identification and analysis of functions.

In the search for new looping functions, it would be preferable to look for the following.

- Recursive/looping functions that have arithmetical operations and depend on some inputs and outputs.
- Program entry points.
- Function calls.
- Function maps.

All these items can be searched with Ghidra; however, there are companion programs that were built specifically for this research that aid in looking up those characteristics, by means of ghidra_bridge and IPython, such as A.1.

After finding this information, both the automatic and manual flows diverge.

6.1.2 Manual Workflow

The manual workflow continues with the pseudo-C analysis presented by Ghidra. This workflow was used for drone analysis. Although not strictly necessary, some assumptions are made for its execution. The code to analyze should have been partially decoded by Ghidra, and there needs to be assurance that the code is partially disassembled and decompiled. In the case of the drone binaries, it was necessary that the decompilation be successful, as the execution of the project depended on the correct assumption on SEGGER's floating-point operation library.

Once the programmer is certain that the decompilation is relatively successful, the analyzer.py program is called. The inputs to that program are:

• Firmware path. The binary file

• Function call file. A file with the following structure function_name and function _call_address per each line. The function that calls the address is the one where function_name is called.

The advantage of that binary and function calling file is that there is a set of functions that develop this output. The code for this is presented in the Listing A.1. Note that in line 238 the function name that will be analyzed is chosen. Furthermore, because most of the representations and files that this program outputs are general, the analysis could be done as far up or down the hierarchy as necessary.

After running this program through IPython and ghidra_bridge, it is a matter of using the drone_toplevel.py executable. There are certain parameters that must be studied for the execution to be successful. These should be changed in the analyzer and they are as follows:

- a.enter_function. The function address that will be analyzed
- a.init_sym_regs. Fill in information about the registers used in the program.
- unconstr_stack/a.init_sym_stack. Choose the memory values for the unconstrained stack.
- a.init_sym_memory. System memory values initialization
- a.init_time_field. Non-zero time-filled value for the program to work
- a.init_control_state. Control state loops
- a.set_concrete_stack. Set a stack for the program to use
- mem_locs. Generate memory locks because the output of the function corresponds to certain memory positions.

After all these values are set, a file with the lifted differential equations is presented. With that Python file, it is possible to execute and obtain value implementations. Furthermore, for the drone, an internal analyzer was specifically built for the verification of the binaries.

The last step is to perform the reachability analysis using the analyzer files. Although little emphasis will be placed on reachability analysis at this stage of the project, some reachability results are shown in the next chapter.

A detailed example of this process is presented in Section 6.2, and examples of the code will be presented in Appendix A

6.1.3 Automatic Workflow

The automatic workflow follows a different, yet similar path to that of the manual workflow. This workflow was tested with the PLC device and proved to be more consistent in terms of reaching the same result in each execution run. The advantage of the workflow is that no user-made analysis is needed except for basic function inferring, which is necessary in any device analysis. The analyzer **ASTA_analyzer.py**, developed by Maxwell Bland^I in collaboration with the author, handles symbolic execution and equation lifting in one package. The analyzer works with three main parameters.

- Firmware path. The firmware path of the binary file
- Program start address. The initial program address.
- Resolved function address. The decompiled function address map
- Hooks for 3 functions that Ghidra does not decompile well (specific for the WAGO PLC binary).

When all these values are set, it is a matter of running the plc_toplevel.py file, with the values discovered in the last step. After that, an executable Python file with the lifter equations is given in around 5-10 minutes, once disassembly, decompilation, and symbolic execution are finished.

6.2 Usage and execution

The usage of this tool is not as simple as first envisioned. Some binary analysis is required before a reasonable execution and differential equation lifting can be made. However, there is much to improve on in the final conference presentation.

In this section, the usage of the main tools is explained. The focus will be on the tool usage, because the execution of the tool is rather simplistic, as it is just executing Python scripts.

6.2.1 Virtual Machine Execution

It is encouraged and recommended to run InteGreat and the entire process on a virtual machine or a brand new installation, due to some compatibility errors that may exist. Although a graphical interface is preferred for Ghidra analysis, which greatly helps to

¹https://bland.web.illinois.edu/

赵祖祖祖祖马 S		
Tool Chest		
A 🐐 📢		
Active Project: Control-Loops		
Control-Loops		
Filter:		Ð
Filter:	Tree View Table View	Ð
Filter: Running Tools	Tree View Table View	Ð
Filter:	Tree View Table View Workspace	2
Filter:	Tree View Table View Workspace	2
Filter: Running Tools	Tree View Table View Workspace	2

Figure 6.3: Screenshot of Ghidra welcome screen

understand the binaries, it is also possible to disassemble the code on the command line with a worse user experience.

The virtual machine should run either a Linux distribution or Mac OS X. Windows is not supported at this time. It should also have a package manager and Python installed. However, an installation guide is provided in Appendix B

6.2.2 Ghidra

In order to analyze a binary file in Ghidra, follow these steps. In the example, the binary file **drone.bin** is loaded due to its ease and the advantage of using ARM as an architecture.

To load a binary file in Ghidra for initial analysis, the following steps should be taken:

- 1 Open Ghidra and create a new project. A new project is created in File > New Project... as shown in Figure 6.3. Import the binary files to the project and select both the Format, Language (ARM:LE:32:v8:default for the drone); and once imported double-click in the file.
- 2 Analyze and decompile the file. A pop-up window should appear asking you to auto-analyze the binary file. The default configuration should be fine. However, if that pop-up window is not available, go to Analysis > Auto Analyze 'file'..., press Analyze and wait for it to finish.



Figure 6.4: Screenshot of the Ghidra main development screen

3 Start exploring in the main Ghidra screen. An example of a binary loaded into Ghidra is shown in Figure 6.4. There are three main sections in Ghidra that will be useful to the user. The area boxed in red shows all of the decompiled functions, ordered by name. The section surrounded by an orange box represents the disassembled code. There are multiple configurations and language abstractions that can be added to that view by selecting them on the Listing button. On the right, the section boxed in green shows the pseudo-C code decompiled by Ghidra. In that window, some of the main functionalities are to change the signatures of the functions, the variables, recompiling, and modifying the decompiled code.

A double click on either main screen will redirect you to the decompiled function or the lifted assembly instructions, and vice versa.

4 Activate ghidra_bridge and analyze externally. This last step, optional if radare2 is being used, consists of activating the script ghidra_bridge, previously installed, to be able to access the ghidra commands and the interface from an external programming languages. Note that the execution time will be slow for large binaries and consultations. To activate ghidra_bridge, you should first open Window > Script Manager, search for ghidra_bridge and select ghidra_bridge_server _backgorund.py . Once it is up and running, access is available through the Python console, Jupyter, etc.

Although there are specific actions that can be taken to correctly analyze a binary file, each one is independent, and there is no generalization for any analysis in particular. In this thesis, techniques such as last function searching, for the PLC binary, or function simulation were used in order to infer the parameters necessary for manual execution.

10 1 10 10 10 10	none — javijarauta@vector0: ~/Pasearch/code/control-loons/firmware/icsref.nlc — set	keen run -
	gos — javijai auta@vectoro. «rkesearch/code/control-toops/nimiware/icsrei_pic — ssi	r Keep run
javijarauta@vecto	pr0:~/Research/code/control-loops/firmware/icsref_plc\$ r2 TE.PRG	
The r emblem	on the front is the legendary symbol for invincibility!	
[[0x0000000]> 0x:	1031	
[[0x00001031]> aa		
[x] Analyze all 1	Flags starting with sym. and entry0 (aa)	
[[0X00001031]> e]	r/gnidra.lang = x86:LE:32:detault	
([0X00001031]> bg	jo	
0-00001021	word for 00001021(word)	
0X00001031		
8x88881831	(***0xb0)():	
0x00001040	*0x19b48 = *0x199fb;	
0x00001054	*0x19a56 = *0x198a4 * *0x199fb;	
0x00001066	*0x19a52 = *0x19bd9;	
0x0000107e	*0x19a5a = *0x198bc;	
0x0000108a	*0x19a5e = *0x198c0;	
0x00001092	*0x19a62 = 0;	
0x0000109e	*0x19a66 = *0x19bd1;	
0x000010aa	*0x19a6e = *0x198c8;	
0x000010b6	*0x19a72 = *0x198c4;	
0x000010c1	*0x19a77 = *0x1;	
0x000010cc	*0x19a78 = *0x198cc;	
0x000010db	*0x19b4c = *0x19a56;	
0x000010db	(**0xb0)();	
0x000010f7	*0x19bdd = *0x19a7c;	
0x000010f7	return;	
at a state of the state of the]}	
[0x00001031]>		

Figure 6.5: Screenshot of a radare2 decompilation example

For extended Ghidra learning, see "The Ghidra Book: The definitive guide"². This book teaches the basics of Ghidra, up to high-level complex analysis, and has been a really useful tool for learning the techniques necessary.

6.2.3 radare2

The use of radare is easier than that of Ghidra. After all, it is a command-line tool that has impressive decompilation and disassembling capabilities, integrated with r2pipe and r2ghidra.

The most basic example was a simple decompilation. In this case, the example is the PLC's binary file (TE.PRG). As mentioned, due to the complexity of disassembly of x86 language instructions, radare2 is not able to identify functions as easily as with arm. However, a basic example of function decompilation is shown in Figure 6.5.

Some of the most important flags and commands that can be seen in Figure 6.5 are shown in Table 6.1.

Other commands and basic compilation can be found in their GitHub repositories³⁴

The use of radare2, r2ghidra, and r2pipe allowed for headless execution of the binaries. These tools were used mainly for function recognition. As mentioned, in the PLC binary, there were quite a few problems in terms of getting Ghidra to disassemble and decompile the binaries. Therefore, it is necessary to generate and create new checking functions in

²https://www.ghidrabook.com/

³https://github.com/radareorg/radare2/blob/master/doc/intro.md ⁴https://github.com/radareorg/r2ghidra

Command	Category	Description
OxNNNNN	Basic	Go to address 0xNNNNNN
е	Basic	Show all program variables and settings
aa	Analyze	Analyze all, just like Ghidra, analyze the
		binary
afl	Analyze	List all functions
e r2ghidra.lang = x86	r2ghidra	Assign a language to the ghidra decompiler
pdgo	r2ghidra	Decompile current function side by side
		with offsets

Table 6.1: Basic commands for radare2 and r2ghidra

the **analyzer.py**, that make use of these two libraries, to first, obtain function calls, and secondly, make the function calls point to the correct address.

6.2.4 angr

In this project, angr was used to symbolically execute the binary files, and obtain the lifted equations. Angr's use is just like that of radare2. It is a command-line tool that presents a myriad of tools for symbolic execution. Both angr and claripy need to be imported into the project for both to work.

To perform symbolic execution, there are several main steps, but this code example is basic to show how symbolic execution is performed. It is worth noting that variable, memory, register, and stack symbols should be added through claripy if they are known beforehand.

```
1
  #!/usr/bin/env python3
2
  import angr #the main framework
3
  import claripy #the solver engine
4
5
  self.project = angr.project.Project(firmware, # Load the project
6
     firmware
                                    load options={
7
                                         'main opts': {
8
                                         'backend': 'blob',
9
                                         'arch': 'i386',
10
                                         'base addr': 0,
11
                                         'entry_point': addr
12
                                        },
13
                                    'auto load libs': False
14
                                    })
15
  self.entry state = self.project.factory.full init state()
                                                                 \# Determine the
16
      entry state for the project
17 self.sm = self.project.factory.simulation manager(self.entry state) #
     Create a new simulation manager with its entry state
```

```
\# Hook function to symbolically execute SEGGER's
  self.hook = Hook()
18
      functions
  self.init hooks(func call list file)
                                                 \# Hook function list
19
20
p.hook(0xdd2, nop, length=6)
_{22} p.hook(0x1031, lambda s: call fixup(s, 0x1031), length=6)
23 p.hook(0x10db, lambda s: call fixup(s, 0x10db), length=6)
24
  s = p.factory.entry state()
25
  sm = p. factory. simulation manager(s)
26
  run(sm)
27
28
29
  \# Run until the program finds all unconstrained variables
30
  def run(sm):
31
      while sm.active:
32
33
           print(sm.active)
          sm.step()
34
```

Listing 6.1: Example code for angr symbolic execution Courtesy of angr, Maxwell Bland

There needs to be more companion functions to perform symbolic execution. However, with this, certain analysis and lifting can be performed, especially to familiarize yourself with the environment.

6.3 Characteristics

Although the tool presents many capabilities, after extensive research and studies, here are some of the main characteristics of the tool.

- Versatility and multi-architecture. With adequate disassemblers and correct function information, the expansion of the tool and the research is limitless. As long as there are frameworks for decompiling in different architectures, it is possible to raise the control equations at least to a higher-level code.
- Scalability. Disassembly and decompilation is not as computationally intensive as it used to be, but some modern and complex decompilation schemes may use extended periods of time for large binaries. The same phenomenon occurs while symbolically executing the binaries. However, this tool has shown that, with enough time, the robustness of the tool is unparalleled.
- Novelty. Although a lot of previous work has been done on decompiling techniques, in this case, it was possible to obtain actual executable files that have the same behavior as the embedded device that was lifted. This ability is unparalleled and generates a new paradigm of system verification and simulation.

6.4 Limitations

The tool, like any complex system, has several shortcomings and limitations, which will be improved upon in the final product.

First of all, the version presented in this thesis is limited by its capabilities. It has been adjusted to lift the equations of both the drone and the PLC. However, as mentioned in previous chapters, the aim is to expand on the tool and be able to analyze more architectures, and to formally present with a multi-architecture device.

Moreover, a lot of manual analysis is needed for the verification of the equations. After all, the loop functions are chosen manually, and the depth level is also chosen in the same way. Therefore, when the complete tool is done, it will have some kind of mechanism to recognize, depending on the device and function, these kinds of functions. Loop recognition could be aided by developments in function ID schemes.

Another limitation is that the analyzer has to be made specifically for the binary, or at least partially. While the aim is to be more universal, the constraints in the binaries did not allow for that. The only functions that can be used for both, when or not a successful decompilation has been performed, are the function helper tools (Listing A.1). These tools, which include function trees and maps, function calls, and function information, can be performed if the decompilation was successful for the most part. In this case, that would be decompilation for RISC-based systems which present instructions of the same size.

Finally, the tool is limited by its performance. At this point, some of the symbolic execution takes some time; however, if the level of analysis is increased to a higher function, the limitations of symbolic execution could start to appear at some point, especially if a large number of functions and variables have to be hooked.

Although there are limitations and constraints, in Chapter 7, there is a more detailed explanation of performance and execution.

Chapter 7

Results

This chapter provides an explanation of the main results of this research thesis. The focus is on the accuracy and development of the actual verification and output of the files.

7.1 Initial Results

The results were overall very satisfactory. Even with difficulties early on in terms of control equation lifting, further analysis demonstrated that the inferring was adequate and that it is possible, in fact, to lift control equations from cyber-physical systems up to a high-level programming language.

7.1.1 Initial Function Analysis

When using the first initial binary analysis, using the function helper, it was possible to correctly assess all function calls and the function tree. This data were then either used directly (for the Drone analysis), or referenced indirectly in the program constraints (for the PLC analysis). An example of the partial function call list for the Drone is shown in Listing [7.1].

```
muldf3
             __muldf3
             0x080033fc
2
   muldf3
             0x08003412
3
4 FUN_080006ac
                 0x080004ec
5 aeabi fcmpeq
                0x0800338a
  __aeabi_fcmpeq
                 0x080033d0
6
 __aeabi_cfcmpeq 0x08001018
^{8} __cmpsf2
             divdf3
             0x08003d36
9
10 FUN 08000892
                 0x08000740
```

11	aeabi_f2d_0x0800337a
12	aeabi_f2d_0x080033c0
13	_truncdfsf2 0x08003382
14	_truncdfsf2 0x080033c8
15	asin 0x08003d24
16	m errno 0x080058bc
17	errno 0x080058d4
18	$ieee754$ asin $0 \times 0800585e$
19	-muldf3 $-$ 0x08005c9c
20	

Listing 7.1: Extract of func_call_addr.txt for the Drone binary

As is shown, the binary file consists of the function name and all of the addresses where that function is called. In the case of the drone binary analysis, it was really useful because for the drone symbolic execution to work, it was necessary to hook or symbolically change all floating-point operation functions (__aeabi) to its corresponding operation. That is, instead of executing __aeabi_fmul in the symbolic execution, it was set that the claripy operation "floating point" multiplication should be executed.

Apart from the output of the basic function helper func_call_addr.txt, there are other useful files for rapid analysis. For example, some other excerpts from the function helper are shown in Listing 7.2 (Function return registers) and Listing 7.3 (Function input registers). Those files show, respectively, the function return register, that is, when a function is done, the value that will be returned to its superior routine. And in the case of 7.3, the input registers for the function are shown.

Although the results obtained in both files are correct according to the Ghidra decompiler and disassembler, there are certain errors that were known to the author in that decompilation. Due to the use of the SEGGER floating-point library, it is known that some of the input registers are combined, which means that, for example, in <u>__aeabi_f2d</u>, "Extend float to double", registers r0, r1, r2, r3 are a single number which should be combined into one register, r0 [52]. This refactoring, although not reflected in this example, was later done through the execution by means of json structures.

aeabi dadd r1__floatunsidf r12 aeabi i2d r1 __aeabi_f2d r1 __floatundidf r1__aeabi_l2d r1 muldf3 r1FUN 080006ac 8 r1divdf3 r19 10 FUN 08000892 r1gedf2 r0 11 ledf2 r0 12 ___nedf2 r0 13 __aeabi_cdrcmple r014 __aeabi cdcmpeq r0 15 aeabi dcmpeq r0 16

17	aeabi_dcmplt	r0
18	aeabi_dcmple	r0
19	aeabi_dcmpge	r0
20	aeabi_dcmpgt	r0

Listing 7.2: Extract of func_return.txt

1	aeabi_dadd					
2	floatunsidf	r0				
3	aeabi_i2d_r0					
4	aeabi_f2d_r0	r1	r2	r3		
5	floatundidf	r0	r1			
6	aeabi_l2d_r0	r1				
7	muldf3 r0	r1				
8	FUN_080006ac	$\mathbf{r}0$	r1	r2	r3	
9	divdf3 r0	r1				
10	FUN_08000892	$\mathbf{r}0$	r1	r2	r3	
11	gedf2 r0 r1	$\mathrm{r}2$	r3			
12	ledf2 r0 r1	$\mathrm{r}2$	r3			
13	nedf2 r0 r1	$\mathrm{r}2$	r3			
14	aeabi_cdrcmple	e	r0	r1	$\mathrm{r}2$	r3
15	aeabi_cdcmpeq	$\mathbf{r}0$	r1	$\mathrm{r}2$	r3	
16	aeabi_dcmpeq	r0	r1	$\mathrm{r}2$	r3	
17	aeabi_dcmplt					
18	aeabi_dcmple	r0	r1	$\mathrm{r}2$	r3	
19	aeabi_dcmpge	$\mathbf{r}0$	r1	r2	r3	
20	aeabi_dcmpgt					

Listing 7.3: Extract of func_param.txt

Overall, the output of this helper is very positive and is integrated into the analyzer code that provides extended equation lifting capabilities.

7.1.2 Lifted Control Equations

In this section, examples of the PLC binary are shown. The advantage of analyzing in this section the PLC is that the original programming code is available, and it is useful to show the whole process, from binary analysis to equation lifting.

First, an excerpt of the WAGO file TE.pro that is compiled into the PLC is shown in Listing 7.4

```
(* Control Loops *)
1
2
 (*IF( Trigger_Handle.Q OR AP_plc_reset) THEN*)
      Trigger\_Count := Trigger\_Count + 1;
3
      Reset Count
                           := Reset Count + BOOL TO REAL(AP plc reset);
4
5
      (* Pressure PI Loop *)
6
      Pressure Loop(
7
          ACTUAL
                               SIM xmeas07,
8
                           :=
          SET POINT
                               Pressure SetPoint,
9
                           :=
```

```
Pressure KP,
           KP
                                    :=
10
           TN
                                        Pressure KI,
11
           ΤV
                                        0.0,(*No Derivative*)
                                    :=
12
                                    Pressure_Manual,
           Y MANUAL
13
                               :=
           Y OFFSET
14
                               :=
           Y MIN
                                             Pressure Output Min,
                                    :=
15
                                             Pressure Output Max,
           Y MAX
                                    :=
16
           MANUAL
                               :=
17
                                        AP plc reset,
           RESET
                               :=
18
           CYCLE
                                    Cycle Time,
                               :=
19
           Υ
                                        Pressure Output,
                                    =>
20
           LIMITS ACTIVE
                               =>
21
           OVERFLOW
22
                               =>
       );
23
24
       Pressure Output Fp := Pressure Output*SIM Fp Mult;
25
26
       (* Flow-rate PI Loop *)
27
       Purge Loop(
28
           ACTUAL
                                   SIM xmeas10,
                               :=
29
           SET POINT
                                    Pressure Output Fp,
30
                               :=
                                        Purge KP,
           \mathbf{KP}
                                    :=
31
           TN
                                    :=
                                        Purge KI,
32
           ΤV
                                        0.0,(*No Derivative*)
                                    :=
33
           Y MANUAL
                                    Purge Manual,
                               :=
34
           Y OFFSET
35
                               :=
                                    ,
                                             Purge Output Min,
           Y MIN
                                    :=
36
           Y MAX
                                    :=
                                             Purge Output Max,
37
           MANUAL
                               :=
38
                                    AP plc reset,
           RESET
                               :=
39
                                    Cycle_Time,
           CYCLE
                               :=
40
                                   \Rightarrow Purge_Output,
           Υ
41
           LIMITS ACTIVE
                               =>
42
           OVERFLOW
                               =>
43
       );
44
```

Listing 7.4: Extract of TE.pro, a WAGO programming file

In that WAGO code file, it is possible to observe two control loops. Purge_loop, which will not be of interest for our program, as it is an "error" loop, and Pressure_loop, which is the PID_FIXCYCLE loop analyzed later. This Pressure_loop has other code, adjusting the derivative and integral functions, but it is not shown because its representation is not standard UTF-8.

Once that file is compiled using the WAGO/CODESYS compiler, then it is loaded into the PLC, as **TE.PRG**. That file is the one that is loaded into Ghidra/radare2 which the analysis is done on.

Once the program is fully executed analyzing the TE.PRG file, there is an output with the lifted control equations, as seen in the Listing 7.5. corresponding to the PLC analysis. The complete file is present in the Listing A.3. Note that the output of the actual program is all functions, and the comments were added later on for simplicity and

analysis.

```
def generate FP integral out 0 27 32(FP integral out 0 27 32):
1
      assignment 1 0 = ((0x0 << 32) | mem 19aad 6 16) / mem 19aad 6 16
2
      assignment 2 0 = assignment 1 0 + -0.0046
3
      4
      assignment 4 0 = 1000.0 * assignment 3 0
5
      assignment 5 0 = assignment 4 0 + 2000.0
6
7
      assignment_6_0 = mem_198a8_14_32 - assignment_5_0
      assignment_7_0 = mem_198cc_20_32 * 1000.0
8
      assignment 8 0 = assignment 6 0 * assignment 7 0
9
      assignment 9 0 = assignment 8 0 / 1000.0
10
      assignment 10 0 = FP integral out 0 27 32 + assignment 9 0
11
      FP integral out 0 27 32 = assignment 10 0
12
13
  def generate FP_pid_fixcycle_y_0_21_32(FP_pid_fixcycle_y_0_21_32,
14
     FP\_derivative\_t1\_0\_26\_32, FP\_derivative\_x2\_0\_23\_32,
     FP_integral_out_0_27_32, FP_derivative_t2_0_25_32.
     FP_derivative_x1_0_22_32, FP_derivative_x3_0_24_32):
      assignment 1 0 = ((0 \times 0 \iff 32) \mid \text{mem 19aad 6 16}) / \text{mem 19898 7 32}
15
      assignment 2 0 = assignment 1 0 + -0.0046
16
      17
      assignment_4_0 = 1000.0 * assignment_3_0
18
      assignment 5 0 = assignment 4 0 + 2000.0
19
      assignment 6 0 = mem 198a8 14 32 – assignment 5 0
20
21
      | . . . |
      assignment_{46_0} = assignment_{45_0} + 2000.0
22
      assignment 47 0 = \text{mem } 198a8 \ 14 \ 32 - \text{assignment } 46 \ 0
23
      assignment 48 0 = \text{mem } 198 \text{ac } 15 32 * \text{assignment } 47 0
24
      assignment 49 0 = assignment 41 0 - assignment 48 0
25
      assignment 50 0 = assignment 40 0 + assignment 49 0
26
      FP pid fixcycle y 0 21 32 = assignment 50 0
27
```

Listing 7.5: Result of the Drone differential equation lifting

First of all, upon analyzing the output file, two characteristics stand out. InteGreat is capable of lifting individual functions. As explained in Section 2.3.2, a PID PLC is composed of a function derivative, integral and PID. The code was able to correctly lift the three functions, with inputs from memory, that correspond to the inputs shown on the TE.pro file in Listing 7.4. The program presents the expected behavior.

The variables named $assignment_x_0$ correspond to the symbolically executed variables of the binary. That is, each assignment variable is a register that is used for an assembly operation such as mul. This is what is expected from the actual disassembly and decompiling functions of the tool.

As can be seen, the tool is also able to generate multiple FP_pid_fixcycle functions depending on the if and looping conditions that the original disassembled function had. If the original program had several routines that depended on conditions, such as the input pressure (in or out of bounds), or depending on whether some input variables are set to true or false, the output file will have different FP_pid_fixcycle functions. The output of InteGreat is readily executable from Python, even if some minor modifications

have to be made to the file.

The other advantage of this output, as mentioned, is that it also specifies if the variable being simulated is a memory value with mem_, an internal variable with assignment_, or if it comes from another output of a function, in which case it will keep its name for similarities. This allows for a faster interpretation of the values in hand, and makes comparing the lifted code against the disassembled code much easier.

In another example, for the drone binaries, the output is very similar to that seen in the PLC. The result can be found in Listing A.4. In this case, an exhaustive analysis was performed using simulation and reachability analysis.

Overall, the advantage of this methodology is the ability to execute and integrate the functions and lifted equations into any verifier, to check for the correctness and expected behavior.

7.2 Verification and Correctness

To verify the correctness of the lifted control equations, two distinct processes were evaluated, depending on the device and target.

7.2.1 Drone

For the drone analysis, it was determined that it would be adequate to simulate the same behavior and parameters between the lifted equations and the existing code. A test setup was set to verify the claims and prove the accuracy of the model.

First, it should be noted that a preventive verification analysis was performed for both the Madgwick filter implementation and the drone implementation. There is some discrepancy between the filter theory and the actual implementation of C in the drone, as checked by the code. However, the behavior is really similar, but, as will be explained, some slight differences are expected.

Then it was decided to plot the quaternion update function. The input of that function is stable; that is, the drone is in a slow moving position, and the sensor values do not have any bias. In that case, when the inputs of the inertial sensors are stable and only the gyroscope value is changed, as could be possible in a real environment, a deviation on the quaternion update is seen in the figures below. Both the original simulation (Figure 7.1) and the simulation of lifted equations (Figure 7.2) are represented.

As can be seen, the graphs shown are "significantly different." However, as mentioned



Figure 7.1: Quaternion updates from the original binaries Source: Author's work and Maxwell Bland



Figure 7.2: Quaternion updates from the lifted equations Source: Author's work and Maxwell Bland

before, the real drone implementation is different from that of the theoretical implementation and, therefore, these deviations are expected. This is due to the fact that the drone starts at a different initial state than the model, so there is a discrepancy between both.

Except for the first quaternion, which will be studied in future iterations of the tool and its behavior is not clear, the representation of the other three quaternions is within the expected error bounds. Note that the third quaternion is inverted, but that is due to the mounting position of the sensor.

Overall, this interpretation and simulation between the lifted and real equations is satisfactory and demonstrates how the technique could be applied for further analysis.

7.2.2 PLC

For the verification of the PLC, it was decided to simulate the ICSREF attack [27]. For that matter, the objective is to reduce the pressure of the chemical process from around 2800 kPa to 2400 kPa. As explained in the ICSREF paper, the change in pressure from those values would not trigger an alarm in the control system, but it would drastically decrease the efficiency of the process.

The attack graph is in Figure 7.3. The actual attack presents a smoother graph. That behavior is expected because the simulation is done in real life with a physical device.



The graph clearly shows a drop in pressure from the desired value. Following the analysis,

Figure 7.3: ICSREF's attack, reactor pressure is shown in kPa Source: Courtesy of Anastasis Keliris, Michail Maniatakos at [27]

the pressure graph of the lifted equations is shown in Figure 7.4. The results are similar to those of the ICSREF paper, but due to the nature of the simulation, there are some differences.

First of all, the drop is more pronounced. That behavior is expected partially because, by simulating a discrete system, rather than a continuous system like the original PLC, the time steps are variable in terms of the equations. This tool was unable to correctly simulate the time steps set in the PID_FIXCYCLE function; however, its improvement is part of future work for PLC analysis. However, the objective of lowering the pressure from 2800 kPa to 2400 kPa is achieved completely. The drop is actually achieved to 2450 kPa, which is slightly lower than expected, but within the limits.



Figure 7.4: ICSREF's attack simulated with the lifted equations

Overall, the behavior is satisfactory in terms of verifying that the technique is complete

and represents the real expected behavior. As mentioned in the Drone analysis, future iterations of the tool will take into consideration more parameters for correct time-step simulation and continuous system simulation.

With this two examples, the verification is completed. Although it is not 100% satisfactory, it is well within the bounds and expected behavior and is considered successful.

7.3 Reachability

Finally, in terms of reachability analysis, the tool built by Jared Mejia, DaDRA, has been really useful for that simulation. Reachability analysis was performed on the lifted drone equations, as the PLC has limited input variables and its expected output is very large.

However, due to the nature of the drone simulation and the limitations of the tool, it was not possible to fully plot all the necessary variables. An example of reachability analysis is shown in Figure [7.5].



Figure 7.5: Reachability analysis with DaDra Source: Author's work and Maxwell Bland

Analyzing the graphs, we see a correct and expected output, as this reachability analysis has better results than the simulations explained above. As observed, the Madgwick filter performs as expected in its lifted version, by dampening and finally eliminating bias. For this reachability analysis, a bias value of 0.1° was added to the gyroscope. For the first second/second and a half, the behavior of the drone is unexpected, and if left with a non-filtered function, it could reach an instability point. However, as the behavior is anticipated, Madgwick filters out that bias and keeps the drone in a stable position.

Once that drone is in a stable position, the alternating line seen in the reachability graphs is only a few degrees, which represents that the function has reached the limits of the resolution of the sensor and filtering capabilities. That behavior in a physical device, with varying inputs, is expected. At this point, the actual utility of the tool is shown. InteGreat was able to demonstrate that, even if the implementation of the filtering function present in the drone is different to that of the theory, its functioning is as anticipated and correctly filters bias and errors.

Overall, the reachability analysis was really successful. Even if it is not the main focus of the paper, it is a way to show the usability of this tool and how it could analyze the software for embedded systems after being implemented in the physical device.

Chapter 8

Conclusions and Future Developments

In this chapter, the most important conclusions of the development of this thesis are presented, analyzing the initial objectives and results. Moreover, some future work will be explained for the further development of this tool, with the objective of presenting it at a conference or workshop, as part of the work performed at the University of Illinois.

8.1 Conclusions

The general objectives of the project set forth at the beginning of the year were reached for the most part; that is, to make a multi-architecture, multi-platform tool that is capable of analyzing binaries and lifting them to a high-level programming language. In terms of the goals set in Section 4.2, they were also achieved at a great level.

- 1 Binary analysis and function identification. This is arguably the goal that was not reached to the expected level. While the tool disassembles and decompiles adequately to obtain control differential equations, it is not able to perform the initial analysis for looping functions on its own. Furthermore, some of the manual analysis, although it was known that it was necessary, exceeds the extent that was originally envisioned. This analysis included function entry points, hooks, and the main program entry. However, in general, this objective could be considered complete around 50% of the time, because most problems arise from variable-size instruction architectures, such as x86.
- 2 Symbolic execution and equation lifting. This objective is achieved around 80%. The binary files are executed symbolically, and the equations are lifted to great precision. It is possible to ensure that the correctness is maintained most of the time per the verification schemes performed and that the results are what is expected from the devices. However, just like in the previous objective, there is some manual

component that was not originally intended, because there is a necessary set-up of function entry points and other parameters for a correct compilation of the lifted equations. In this case, depth-level analysis of the functions is also included as an improvement on the original goals and exceeds what was needed.

- **3** Correctness of equation lifting. The correctness of the equations lifted is completed, and except in error situations of the tool, it is acceptable and guaranteed. This point is completed to 95%.
- 4 State reachability analysis. Although this section was only done for the drone, the gradual improvement of the design of DaDRA and other reachability tools will allow further and more extensive reachability analysis. Furthermore, this section could at some point be integrated into the final tool. However, the completion level is around 75% due to the success of correctly demonstrating that the drone's implementation of Madgwick works as expected and that the tool is useful for the analysis of cyber-physical systems at a high level.

In general, the general objectives have been achieved to a great extent. However, some complex tasks, such as automation and standalone analysis, are not yet readily available due to technology and time constraints. Nevertheless, this improvement is part of the future development and improvement of InteGreat.

8.2 Future Work

As explained, there are three main sections where the tool could be greatly improved in future versions.

- Binary analysis automation. Using .json files to determine the specific characteristics of each architecture decompilation, it is possible to generate and have a different binary decompilation scheme for each architecture/embedded system device. A future goal could be to provide more support for other languages, without having to manually select entry points and decompile the functions in radare2 or Ghidra. Furthermore, advancements in function ID techniques may allow automatic binary recognition and, especially, floating-point operation library identification, just like the case with SEGGER's floating-point operation libraries. With this automatic binary identification, it is then possible to add an automatic abstraction level depending on the preferences of the user.
- Automatic verification. Apart from general binary automation, a further improvement could be an automatic verifier that uses both real execution and the lifted equation execution to determine if the lifting has been done correctly. With this tool, there could be an easy way for verification and assurance; and a correctness report could be generated for each binary decompilation.

- Abstraction to Domain Specific Languages. Just as lifting is done to a highlevel programming language like Python, it could be possible, using .json files, to lift the equation to a DSL. In this case, the versatility that this tool should provide developers and testing personnel could increase greatly and become widely adopted.
- Vulnerability searches. By means of vulnerable function searches and reachability analysis, it could be easy to determine unstable states in which the system would not perform as expected. This vulnerability and stability analysis may be really useful in safety-critical devices and embedded systems. As the number of these grows year over year, it is possible that instead of only verifying the code, tests could be done through control equation lifting.
- **Cyber-security vulnerability searches**. By simulating known vulnerable devices and saving the behavior to a file, exploits and equation patterns could be compared to find vulnerable devices even before having performed a detailed forensic analysis.

There are several other improvements, such as efficiency, ease of use, and user interface. However, it is preferable to have a strong verifiable tool rather than a fancy one with less functionality. Moreover, those improvements are integrated into the normal tool workflow and development.

Overall, these improvements should improve the system toward a more functional and robust solution, closer to reality and the expected usage of the tool.

Bibliography

- Christian Buck and Chris Winkler. The IoT story. en. publisher: Siemens Research. Jan. 2020. URL: https://new.siemens.com/global/en/company/stories/resea rch-technologies/digitaltwin/iot-story.html (visited on 05/29/2022).
- [2] INCIBE. Introduction to Embedded Systems. Aug. 2018. URL: https://www.incib e-cert.es/en/blog/introduction-embedded-systems.
- [3] Moore. Cyber-Physical Systems Must be Part of Your Security Strategy. Apr. 13, 2021. URL: https://www.gartner.com/smarterwithgartner/develop-a-security-strategy-for-cyber-physical-systems (visited on 06/05/2022).
- [4] Sahar Bukhari and Muhammad Hasan Islam. "Security of Embedded Systems Using "ISO 27002" Standards". In: International Journal of Scientific & Engineering Research 7.12 (Dec. 2016). ISSN: 2229-5518. URL: https://www.ijser.org/resea rchpaper/Security-of-Embedded-Systems-Using-ISO-27002-Standards.pdf.
- [5] Radhakisan Baheti and Helen Gill. "Cyber-physical systems". In: The impact of control technology 12.1 (2011), pp. 161–166.
- [6] Manuel. Jiménez, Rogelio. Palomera, and Isidoro. Couvertier. Introduction to Embedded Systems Using Microcontrollers and the MSP430. 1st ed. 2014. Springer New York, 2014. ISBN: 1-4614-3143-3. DOI: 10.1007/978-1-4614-3143-5.
- [7] A Aminifar et al. "Stability-aware analysis and design of embedded control systems". In: 2013, pp. 1–10. DOI: 10.1109/EMSOFT.2013.6658601.
- [8] Michael Tortorella. *Reliability, maintainability, and supportability : best practices for systems engineers.* Includes bibliographical references and index. John Wiley & Sons Inc., 2015. ISBN: 1-119-05882-1.
- [9] Jiacun Wang. Real-time embedded systems. Includes bibliographical references and index. Wiley, 2017. ISBN: 9781119420705.
- Clemens. Holzmann. Spatial Awareness of Autonomous Embedded Systems. eng. 1st ed. 2009. Wiesbaden: Vieweg+Teubner Verlag, 2009. ISBN: 1-283-17243-7.
- [11] Edward Ashford Lee and Sanjit Arunkumar Seshia. Introduction to Embedded Systems, A Cyber-Physical Systems Approach. Second Edition. Accession Number: MR3616878; Authors: 675768; 739666 Author Affiliation: 1-CA-C; Department of Electrical Engineering and Computer Sciences (EECS), University of California; 1-CA-C; Department of Electrical Engineering and Computer Sciences (EECS),

University of California. Copyright: ©Copyright 2022, American Mathematical Society. Document Type: Book. Publication Type: Book Date: 20170101. Pages: xxii+537 pp. MIT Press, 2017. ISBN: 978-0-262-53381-2. URL: http://www.librar y.illinois.edu/proxy/go.php?url=https://search.ebscohost.com/login.a spx?direct=true&db=msn&AN=MR3616878&site=eds-live&scope=site%20http: //www.ams.org/mathscinet/MRAuthorID/739666%20http://www.ams.org/mat hscinet/MRAuthorID/675768%20http://www.ams.org/mathscinet-getitem?mr =3616878.

- [12] Raj Rajkumar. *Cyber-physical systems*. eng. 1st edition. The SEI series in software engineering. Boston: Addison-Wesley, 2017. ISBN: 0-13-341616-X.
- [13] A Chutinan and B H Krogh. "Computational techniques for hybrid system verification". In: IEEE Transactions on Automatic Control, Automatic Control, IEEE Transactions on, IEEE Trans. Automat. Contr. 48 (1 Jan. 2003). Item Citation: IEEE Transactions on Automatic Control IEEE Trans. Automat. Contr. Automatic Control, IEEE Transactions on. 48(1):64-75 Jan, 2003 Document Subtype: IEEE Transaction Sponsored by: IEEE Control Systems Society Date of Current Version: 2003 AMSID: 1166525 Accession Number: edseee.1166525; Publication Type: Academic Journal; Source: IEEE Transactions on Automatic Control, Automatic Control, IEEE Transactions on, IEEE Trans. Automat. Contr.; Language: English; Publication Date: 20030101; Rights: Copyright 1963-2012, IEEE; Imprint: USA: IEEE, pp. 64-75. ISSN: 0018-9286. DOI: 10.1109/TAC.2002.806655. URL: http://www.library.illinois.edu/proxy/go.php?url=https://search.ebscohost.com/login.aspx?direct=true&db=edseee&AN=edseee.1166525&site=eds-liv e&scope=site.
- [14] Steven Strogatz. Nonlinear dynamics and chaos: with applications to physics, biology, chemistry, and engineering. eng. Repr. Studies in nonlinearity. Cambridge, Mass: Westview Press, 2007. ISBN: 9780738204536.
- [15] Stanford University. Basics of Automata Theory. publisher: Stanford university. 2004. URL: https://cs.stanford.edu/people/eroberts/courses/soco/projec ts/2004-05/automata-theory/basics.html.
- [16] Joaquín Aranda Almansa et al. Fundamentos de lógica matemática y computación. Spanish. 1st ed. OCLC: 71821342. Madrid: Sanz y Torres, 2006. ISBN: 9788496094741.
- [17] mathertel.de. *Programming Finite State Machines*. Dec. 2011. URL: http://www.m athertel.de/Arduino/FiniteStateMachine.aspx.
- [18] Martin Fowler. *Domain Specific Languages*. Addison-Wesley Professional, 2010.
- [19] Marjan Mernik. Formal and Practical Aspects of Domain-specific Languages. Information Science Reference, 2013. DOI: 10.4018/978-1-4666-2092-6.
- [20] David Gries. The Science of Programming. New York, United States: Springer Publishing, 2012. DOI: 10.1007/978-1-4612-5983-1.
- [21] M.G. Rekoff. "On reverse engineering." In: IEEE Transactions on Systems, Man, and Cybernetics, Systems, Man and Cybernetics, IEEE Transactions on, IEEE Trans. Syst., Man, Cybern SMC-15.2 (1985), pp. 244-252. ISSN: 2168-2909. URL: http://www.library.illinois.edu.proxy2.library.illinois.edu/proxy/go .php?url=https://search-ebscohost-com.proxy2.library.illinois.edu/lo gin.aspx?direct=true&db=edseee&AN=edseee.6313354&site=eds-live&scope =site.
- [22] E.J. Chikofsky and J.H. Cross. "Reverse engineering and design recovery: a taxonomy". In: *IEEE Software* 7.1 (Jan. 1990), pp. 13–17. ISSN: 1937-4194. DOI: 10.110
 9/52.43044.
- [23] Mike Van Emmerik. Program Transformation Wiki / Decompilation Process. Feb. 2005. URL: http://www.program-transformation.org/Transform/Decompilati onProcess.html.
- [24] Saswat Anand, Patrice Godefroid, and Nikolai Tillmann. "Demand-driven compositional symbolic execution". In: International Conference on Tools and Algorithms for the Construction and Analysis of Systems. Springer. 2008, pp. 367–381.
- [25] Michael Hicks. Symbolic Execution for finding bugs.
- [26] Robert S. Boyer, Bernard Elspas, and Karl N. Levitt. "SELECT—a Formal System for Testing and Debugging Programs by Symbolic Execution". In: SIGPLAN Not. 10.6 (Apr. 1975), pp. 234–245. ISSN: 0362-1340. DOI: 10.1145/390016.808445. URL: https://doi-org.proxy2.library.illinois.edu/10.1145/390016.808445.
- [27] Anastasis Keliris and Michail Maniatakos. "ICSREF: A Framework for Automated Reverse Engineering of Industrial Control Systems Binaries". In: San Diego, CA, 2019. ISBN: 1-891562-55-X. DOI: 10.14722. URL: https://dx.doi.org/10.14722 /ndss.2019.23271.
- [28] N. Lawerence Ricker. Tennessee Eastman challenge archive. 2015. URL: https: //depts.washington.edu/control/LARRY/TE/download.html (visited on 05/31/2022).
- [29] J.J. Downs and E.F. Vogel. "A plant-wide industrial process control problem." In: Computers and Chemical Engineering 17.3 (1993), pp. 245-255. ISSN: 00981354. URL: http://www.library.illinois.edu.proxy2.library.illinois.edu/prox y/go.php?url=https://search-ebscohost-com.proxy2.library.illinois.ed u/login.aspx?direct=true&db=edselc&AN=edselc.2-52.0-0027561446&site =eds-live&scope=site.
- [30] Nicolas Minorsky. "Directional stability of automatically steered bodies". In: Journal of the American Society for Naval Engineers 34.2 (1922), pp. 280–309.
- [31] CODESYS GmbH. CODESYS Online Help Util. publisher: Schneider Electric. 2019. URL: https://product-help.schneider-electric.com/Machine%20Exp ert/V1.1/en/Util/index.htm?#t=topics%2Fpid_fixcycle.htm%23CSH_106 (visited on 05/31/2022).

- [32] Matthias Althoff, Goran Frehse, and Antoine Girard. "Set Propagation Techniques for Reachability Analysis". In: Annual Review of Control, Robotics, and Autonomous Systems 4 (1 May 2021). doi: 10.1146/annurev-control-071420-081941, pp. 369-395.
 ISSN: 2573-5144. DOI: 10.1146/annurev-control-071420-081941. URL: https://doi.org/10.1146/annurev-control-071420-081941.
- [33] Richard Lipton. "The reachability problem requires exponential space". In: Department of Computer Science. Yale University 62 (1976).
- [34] Inc. The Mathworks. Signal Processing Toolbox Perform signal processing and analysis. publisher: Mathworks. 2022. URL: https://www.mathworks.com/produc ts/signal.html.
- [35] NXP Model-Based Design Toolbox Team (2022). NXP Support Package S32R. 2022. URL: https://www.mathworks.com/matlabcentral/fileexchange/72232-nxp_s upport_package_s32r.
- [36] Silion. RADAR SDK FOR S32R PROCESSORS. June 2017. URL: https://comm unity.nxp.com/pwmxy87654/attachments/pwmxy87654/connects/225/1/AMF-AUT-T2723.pdf.
- [37] TIOBE. TIOBE Index for May 2022. May 2022.
- [38] Fernando Pérez and Brian E. Granger. "IPython: a System for Interactive Scientific Computing". In: Computing in Science and Engineering 9.3 (May 2007), pp. 21–29. ISSN: 1521-9615. DOI: 10.1109/MCSE.2007.53. URL: https://ipython.org.
- [39] Stack Overflow. Stack Overflow Developer Survey 2021. en. 2021. URL: https://i nsights.stackoverflow.com/survey/2021/?utm_source=social-share&utm_m edium=social&utm_campaign=dev-survey-2021 (visited on 06/01/2022).
- [40] Ric Messier. *Operating system forensics*. eng. First edition. Waltham, MA: Elsevier, 2016. ISBN: 0-12-801963-8.
- [41] Gregory Malecha et al. "Towards foundational verification of cyber-physical systems". In: 2016 Science of Security for Cyber-Physical Systems Workshop (SOSCYPS). Vienna, Austria: IEEE, Apr. 2016, pp. 1–5. ISBN: 9781509043040. DOI: 10.1109
 /SOSCYPS.2016.7580000. URL: http://ieeexplore.ieee.org/document/758000
 07 (visited on 06/01/2022).
- [42] Michael Sammler et al. "RefinedC: automating the foundational verification of C code with refined ownership types". en. In: Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. Virtual Canada: ACM, June 2021, pp. 158–174. ISBN: 9781450383912. DOI: 10.114
 5/3453483.3454036. URL: https://dl.acm.org/doi/10.1145/3453483.3454036 (visited on 06/01/2022).
- [43] Sebastian Eschweiler, Khaled Yakdan, and Elmar Gerhards-Padilla. "discovRE: Efficient Cross-Architecture Identification of Bugs in Binary Code". en. In: 23rd Annual Network and Distributed System Security Symposium, NDSS 2016, San Diego, California, USA, February 21-24, 2016. Internet Society, 2016, pp. 1–15. ISBN: 1-891562-41-X. DOI: 10.14722/ndss.2016.23185.

- [44] Dennis Andriesse, Asia Slowinska, and Herbert Bos. "Compiler-Agnostic Function Detection in Binaries." In: 2017 IEEE European Symposium on Security and Privacy (EuroS&P), Security and Privacy (EuroS&P), 2017 IEEE European Symposium on, EUROS-P (2017), pp. 177-189. ISSN: 978-1-5090-5762-7. URL: http://www.libra ry.illinois.edu.proxy2.library.illinois.edu/proxy/go.php?url=https: //search-ebscohost-com.proxy2.library.illinois.edu/login.aspx?direct =true&db=edseee&AN=edseee.7961979&site=eds-live&scope=site.
- Y David, N Partush, and E Yahav. "Similarity of Binaries through re-Optimization". In: vol. Part F128414. Accession Number: edselc.2-52.0-85025120959; (Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 14 June 2017, Part F128414:79-94) Publication Type: Conference Proceeding; Rights: Copyright 2018 Elsevier B.V., All rights reserved. Association for Computing Machinery, 2017, pp. 79–94. ISBN: 9781450349888. DOI: 10.1145/3 062341.3062387. URL: http://www.library.illinois.edu/proxy/go.php?url=https://search.ebscohost.com/login.aspx?direct=true&db=edselc&AN=ed selc.2-52.0-85025120959&site=eds-live&scope=site.
- [46] Xin Chen, Erika Ábrahám, and Sriram Sankaranarayanan. "Flow*: An Analyzer for Non-linear Hybrid Systems". In: *Computer Aided Verification*. Ed. by David Hutchison et al. Vol. 8044. Berlin, Heidelberg: Springer Berlin Heidelberg, 2013, pp. 258-263. ISBN: 9783642397981. DOI: 10.1007/978-3-642-39799-8_18. URL: http://link.springer.com/10.1007/978-3-642-39799-8_18 (visited on 06/01/2022).
- [47] J.A. Agirre et al. "The VALU3S ECSEL project: Verification and validation of automated systems safety and security". In: *Microprocessors and Microsystems* 87 (2021), p. 104349. ISSN: 0141-9331. DOI: https://doi.org/10.1016/j.micpro.20 21.104349. URL: https://www.sciencedirect.com/science/article/pii/S014 1933121005068.
- [48] Heethesh Vhavle, Sanam Shakya, and Pushkar Raj. eYSIP-2017 Control and Algorithms Development for Quadcopter. May 2017.
- [49] Sebastian Madgwick et al. "An efficient orientation filter for inertial and inertial/magnetic sensor arrays". In: *Report x-io and University of Bristol (UK)* 25 (2010), pp. 113–118.
- [50] Drona Aviation. Pluto DIY Nano Drone Kit 1.2 for Learning Stem & Tinkering, Crash Resistant, Smartphone Controlled with Rechargeable Battery by Drona Aviation. 2021.
- [51] SYSTEMPlus Consulting. Continental ARS4-B / ARS41Continental ARS4-B / ARS410 Long and Short Range Radar (1108647-00-D). 2020.
- [52] SEGGER Microcontroller GmbH. emFloat User Guide & Reference Manual. 2021. URL: https://www.segger.com/doc/UM12008_FloatingPointLibrary.html.
- [53] United Nations. Sustainable Development Goals. June 2, 2022. URL: https://www .un.org/sustainabledevelopment/.
- [54] WCED .:. Sustainable Development Knowledge Platform. Aug. 4, 1987. URL: http s://sustainabledevelopment.un.org/milestones/wced

[55] Rockström, Sukhdev, and Stockholm University. Contributions to Agenda 2030. Feb. 28, 2017. URL: https://www.stockholmresilience.org/research/rese arch-news/2017-02-28-contributions-to-agenda-2030.html (visited on 06/05/2022).

Appendix A

Code and Execution Examples

A.1 Function Helper

```
1 import ghidra bridge
2 from binascii import hexlify
_4 \ \# \ Create \ the \ ghidra_bridge \ space
_{5} gb = ghidra_bridge.GhidraBridge(namespace=globals())
6
7 # Importing function analyzing tools (decompiler options,
8 # task monitor and the decompiler interface)
9 options = ghidra.app.decompiler.DecompileOptions()
10 monitor = ghidra.util.task.ConsoleTaskMonitor()
11 ifc = ghidra.app.decompiler.DecompInterface()
12 ifc.setOptions(options)
13
14 \# Obtaining the current program functions
15 fm = currentProgram.getFunctionManager()
16 functions = fm.getFunctions(True)
17
_{18} \# Create a function f listed
19 function list = []
20
21 # Getting the program listing
22 listing = currentProgram.getListing()
23
_{24} # Dictionary where all function calls are max depth
_{25} func calls dictionary = {}
26
27
28
  \# @param f \rightarrow FunctionDB variable
29
30
31 def getFunctionAnalysis(f):
      """ Prints information and analysis of a given function
32
      including symbols, internal variables, Program Counter Addresses
33
```

```
and others
34
35
      print ("\n
36
      ")
      print("| Function '%s' @%s |" % (f.getSignature().getPrototypeString(),
37
       f.getEntryPoint()))
                                      -")
      print("-
38
39
      \# Opening the function and decompiling it
40
      ifc.openProgram(f.getProgram())
41
      res = ifc.decompileFunction(f, 30, monitor)
42
43
      high func = res.getHighFunction()
      lsm = high func.getLocalSymbolMap()
44
      symbols = lsm.getSymbols()
45
46
      for i, symbol in enumerate(symbols):
47
           print ("\nSymbol \{\}:".format (i+1))
48
           print("
                   name:
                                   {}".format(symbol.name))
49
           print(" dataType:
                                   {}".format(symbol.dataType))
50
           hs = symbol.getHighVariable()
51
           instances = hs.getInstances()
52
           for instance in instances:
53
               print ("\n instance:
                                          {}".format(instance))
54
               print ("
                                         {}".format(type(instance)))
                          type:
55
               print("
                                         {}".format(instance.uniqueId))
                          uniqueID:
56
               print("
                                         {}".format(instance.getPCAddress()))
                          PCAddress :
57
               for desc in instance.getDescendants():
58
                              Descendant: {}".format(desc))
                   print("
59
60
61
62
   Function that returns the first FunctionDB object when given a name
63
64
  def getFunctionFromName(f name):
65
      """Returns the FunctionDB variable for a given function with the f_name
66
      .....
67
      for f listed in functions:
68
           if(f_name in f_listed.getSignature().getPrototypeString()):
69
               print("Found a function")
70
               return f listed
71
72
      #return False
73
74
75
76
  \# Function to obtain and print function information such as input
77
     parameters and
78
  def getFunctionNameandInfo(f name):
79
      """Prints basic function information given a function name and also
80
      returns the
      actual FunctionDB variable. Duplicate method"""
81
      for f listed in functions:
82
           if (f name in f listed.getSignature().getPrototypeString()):
83
```

```
84
                                                                        ." )
                print ("-
85
                print("| Function: ", f_listed.getSignature().
86
      getPrototypeString(), " | ")
                                                                        ")
                print ("-
87
88
                print("Entry point: ", f_listed.getEntryPoint())
89
                print("Entry variables: ", f_listed.getParameters())
print("Return variable: ", f_listed.getReturn().
90
91
      getFormalDataType(), "Addr: ", f_listed.getReturn())
92
                return f listed
93
94
95
96
     Function to iterate get thorugh
97
  \# F is the function that is being called
98
  \# calling function is the fucntion where it is beign called
99
100
   def getFunctionCallingAddresses(f pcpal, f hoja):
101
       \#addr set = f.getBody()
102
       #codeUnits = listing.getCodeUnits(addr set, True)
103
104
       entry_point = f_hoja.getEntryPoint()
105
       references = getReferencesTo(entry point)
106
107
       for xref in references:
108
            print(f pcpal.getBody().getMaxAddress(), " min ", f pcpal.getBody
109
       ().getMinAddress())
            if(f pcpal.getBody().contains(xref.getFromAddress())):
                print(f hoja.getName(), " is called at: ", xref.getFromAddress
111
       ())
                calls file.write (str(f hoja.getName())+" \setminus t0x"+str(xref.
112
      getFromAddress())+" \ n")
                if (str(xref.getFromAddress()) not in func calls dictionary):
113
                     func calls dictionary [str(sref.getFromAddress())] = f hoja.
114
      getName()
115
       \# Uncomment this section to print in the command-line function
116
      information
       """ for unit in codeUnits:
117
            print(unit.toString())
118
            if (calling func in unit.toString()):
119
                print(calling func+" is located at "+ str(unit.getAddress()) +
120
      " in " + "f.getName()")
                #print(unit.toString())
121
                #print(f.getAddress())
122
                #print("Function: ", f.getName(), " has a return address of: ",
123
       unit.getAddress())
                return unit.getAddress()"""
124
125
126
127
  \# Function to write Function \rightarrow Calling address
128
129 #
```

```
def writeFunctionCalls():
130
       string_write_dictionary = ""
                                                   \# String where the dictionary
131
      between addresses and call locations
132
       for key, value in func_calls_dictionary.items():
133
            string write dictionary = string write dictionary + str(value)+"
134
      t0x"+str(key)+"\backslash n"
135
       #print(string write dictionary)
136
137
       with open("func call addr.txt", "w") as fc:
138
            fc.write(string_write_dictionary)
139
140
141
    Function to write Function -> Return register
142
143
   def writeFunctionReturns(string):
144
       with open("func_return.txt", "w") as fr:
145
            fr.write(string)
146
147
148
149
    Function to write Function -> Input parameters
150
151
   def writeFunctionParameters(string):
152
       with open("func_param.txt", "w") as fp:
153
                                          \# TODO acabar esto
            fp.write(string)
154
155
156
   def writeFunctionTreeList(string):
       with open("func_tree_list.txt", "w") as ftl:
158
                                          \# TODO Acabar esto
159
            ftl.write(string)
160
161
162
   \# Define a function to iterate and get through all of the leaf functions
163
164
   def generateFunctionTree(f, max depth, depth):
165
       """Generates a list of all called functions by one recursively
166
       0.0.0
167
168
       if f not in function list:
169
            function_list.append(f)
170
171
       if(depth == 0):
172
            return
173
174
       called _func = f.getCalledFunctions(monitor)
175
176
       if not bool(called func):
177
            return
178
179
       #print("Function ", f.getName(), " calls: ", called_func)
180
       for func el in called func:
181
            getFunctionCallingAddresses(f, func el)
182
```

```
print("Function name: ", func el)
183
            \#generateFunctionTree(func el, max depth, depth-1)
184
185
       return
186
187
188
     Generates all function return registers, omitting those that don't
189
     return anything
190
191
       getFunctionsReturnRegisters():
   def
       """Gets and writes all of the function's return registers.
193
194
195
       Obtains the return register for all of the program functions
       and writes them to a file <func return.txt with the following format:
196
       <function name> \ \ t \ <return register >."""
197
       string_write_registers = ""
198
       func = getFirstFunction()
                                                    \# Obtaining the first function
199
       while func is not None:
200
            if ("None" not in str(func.getReturn().getRegister())):
201
                #print("None no esta en ", func.getReturn().getRegister())
202
                string write registers = string write registers + str(func.
203
       getName())+"\setminus t"+str(func.getReturn().getRegister())+"\setminus n"
            func = getFunctionAfter(func)
204
205
       writeFunctionReturns(string write registers)
206
207
208
     Generates all of the functions input registers, omitting those that don't
209
   #
   #
     exist
210
211
       getFunctionsInputParams():
   def
212
       """Gets and writes all of the fucntion's input parameter registers.
213
214
       Obtains all of the input parameters registers for all of the program
215
       functions
       and rewrites them to a file <func param.txt> with the following format:
216
       <function name> \setminus \ t <input registers (\setminus \ t)>. """
217
       string write params = ""
218
       func = getFirstFunction()
219
       while func is not None:
220
            string write params = string write params + str(func.getName()) + "
221
       \langle t "
            for param in func.getParameters():
222
                if "None" not in str(param.getRegister()):
223
                     string_write_params = string_write_params + str(param.
224
       getRegister()) + " \setminus t"
            string_write_params = string_write_params + "\n"
225
            func = getFunctionAfter(func)
226
227
       writeFunctionParameters(string write params)
228
229
230
231
232
                                 MAIN EXECUTION
233 #
```

```
234
235
236
  # Analizing the function selected
237
  function_name = "MadgwickQuaternionUpdate"
238
  fu = getFunctionNameandInfo(function name)
239
240
  # Generating the function tree for "MadgwickQuaternionUpdate"
241
  \# Also generates a dictionary with all of the function calls
242
   print("INFO: function tools: generating the function tree.")
243
  generateFunctionTree(fu, 10, 10)
244
245
246
  \# Writing the function tree to a file
247
   writeFunctionCalls()
248
249
  # Writing the function Parameters and Returns
250
  print ("INFO: function tools: generating the function input parameters.")
251
  getFunctionsInputParams()
252
   print ("INFO: function tools: generating the function return registers.")
253
   getFunctionsReturnRegisters()
254
255
256 print ("INFO: function tools: done.")
```

Listing A.1: Code of the function helper tool.

A.2 Drone Top-Level

```
1 #!/usr/bin/env python3
  11 11 11
2
  Analyzes the control loop of the quadcopter firmware
3
4
5 argv [1] is the firmware path
  11 11 11
6
7 import random
8 import sys
9 import angr
10 import claripy
  import pprint
11
12 import IPython
  from analyzer import Analyzer
13
14
  import os
15
  DIR = os.path.dirname(os.path.realpath(__file__))
16
17
  a = Analyzer(sys.argv[1], DIR + "/../notebooks/func_call_addr.txt")
18
  a.enter function (0x8003331)
19
20
  a.init_sym_regs({
21
      "r0": "ax",
22
      "r1": "ay",
23
      "r2": "az",
24
```

```
"r3": "gx",
25
       "r4": "gy",
26
       "r5": "my",
27
       "r6": None,
28
       "r7": None,
29
       "r8": None,
30
       "r9": None,
31
       "r10": None,
32
       "r11": None,
33
  })
34
35
  unconstr_stack = \{\}
36
37
  for i in range (-0x84, 0x2C, 4):
       unconstr_stack[i] = None
38
39
  unconstr stack [0] = "gy"
40
  unconstr\_stack[4] = "gz"
41
  unconstr\_stack[8] = "mx"
42
  unconstr\_stack[12] = "my"
43
  unconstr\_stack[16] = "mz"
44
45
46 a.init sym stack (unconstr stack)
47
_{48} a.init\_sym\_memory(0x2000035C], "FPstate\_beta")
49 a.init_sym_memory(0x20000360], "FPstate_deltat")
                                     "FPstate_q0")
_{50} a.init_sym_memory(0x2000003C],
a.init_sym_memory(0 \times 20000040], "FPstate_q1")
<sup>52</sup> a.init_sym_memory(0 \times 20000044], "FPstate_q2")
53 a.init_sym_memory(0x20000048], "FPstate q3")
54
  a.init time field (0 \times 20000360)
55
56
57 a. init control state ([
{}_{58} 0 x 2000003 C \ , \ 0 x 20000040 \ , \ 0 x 20000044 \ , \ 0 x 20000048 \\
59
  60
  a.set_concrete_stack(0x14, 0x30000000)
61
62
  a.run()
63
64
_{65} unc = a.get results()
  mem_{locs} = [
66
       ["q0_out", unc[-1].mem. float [0x2000003C]],
67
       ["q1_out", unc[-1].mem. float [0x20000040]],
68
       ["q2_out", unc[-1].mem. float [0x20000044]],
69
       ["q3_out", unc[-1].mem. float [0x20000048]],
70
       ["theta_out", unc[-1].mem. float[unc[-1].regs.r3]],
71
        "phi_out", unc[-1].mem. float [unc[-1].regs.r3 + 4]],
72
       ["psi out", unc[-1].mem. float[unc[-1].regs.r3 + 8]]
73
74
75
76 a.analyze(mem locs)
```



A.3 PLC Differential Equations Output

```
_2 \#!/usr/bin/env python3
3
  \# Verification of the equations presented for the analysis of the PLC
4
5
_6 \# Input variables to simulate 1
7 \text{ mem } 19aad 6 16 = 1
8 \text{ mem } 198a8 \ 14 \ 32 = 1
9 \text{ mem } 198 \text{cc } 20 \ 32 = 1
10 \text{ mem} 19898 \ 7 \ 32 = 1
  mem_{198b0_{16_{32}} = 1}
11
  mem_{198ac_{15}32} = 1
12
13
  \# Input variables to simulate 2
14
  \mathrm{mem}\_19\mathrm{aaf} 8 16 = 1
15
  \mathrm{mem}\ 198\mathrm{a}4\ 37\ 32\ =\ 1
16
17
  mem 198c0 39 32 = 1
18
  mem 198bc 38 32 = 1
19
20
21
_{22} # Input variables to simulate 3
  mem 199fb 50 32 = 1
23
  mem 198a45132 = 1
24
25
26
  \# Function execution and verification
27
28
    Setting up memory values
29
30
31
  \# Gen output: FP integral out 0 27 32
32
  \# Elements to simulate mem_19aad_6_16, mem_198a8_14_32, mem_198cc_20_32
33
  def generate FP_integral_out_0_27_32(FP_integral_out_0_27_32):
34
       assignment_1_0 = ((0 x 0 \ll 32) \mid mem_19aad_6_16) / mem_19aad_6_16
35
       assignment 2 0 = assignment 1 0 + -0.0046
36
       37
       assignment 4 0 = 1000.0 * assignment 3 0
38
       assignment 5 0 = assignment 4 0 + 2000.0
39
       assignment_6_0 = mem_198a8_14_32 - assignment_5_0
40
       assignment_7_0 = mem_198cc_20_32 * 1000.0
41
       assignment_8_0 = assignment_6_0 * assignment_7_0
42
       assignment 9 0 = assignment 8 0 / 1000.0
43
       assignment 10 0 = FP integral out 0 27 32 + assignment 9 0
44
      FP_integral_out_0_27_32 = assignment_10_0
45
46
47
  \#Gen output: FP derivative x3 0 24 32
48
  def generate FP_derivative x_3_0_24_32(FP_derivative x_2_0_23_32):
49
       FP_derivative_x3_0_24_32 = FP_derivative_x2_0_23_32
50
51
52
```

1

```
\#Gen output: FP_derivative_x2_0_23_32
53
  def generate FP_derivative x2_0_23_32(FP_derivative x1_0_22_32):
54
      FP\_derivative\_x2\_0\_23\_32 = FP\_derivative\_x1\_0\_22\_32
55
56
57
  \#Gen output: FP derivative x1 0 22 32
58
  def generate FP derivative x1 0 22 32():
59
      assignment 1_0 = ((0 \times 0 \ll 32) \mid \text{mem}_{19aad}_{6_16}) / \text{mem}_{19898}_{7_32}
60
      assignment 2\ 0 = assignment 1\ 0 + -0.0046
61
      62
      assignment_4_0 = 1000.0 * assignment_3_0
63
      assignment_5_0 = assignment_4_0 + 2000.0
64
65
      assignment 6 0 = \text{mem } 198a8 \ 14 \ 32 - \text{assignment } 5 \ 0
      FP derivative x1 0 22 32 = assignment 6 0
66
      return FP_derivative_x1_0_22_32
67
68
69
  \#Gen output: FP derivative t2 0 25 32
70
  def generate_FP_derivative_t2_0_25_32(FP_derivative_t1_0_26_32):
71
      FP derivative t2 0 25 32 = FP derivative t1 0 26 32
72
73
74
  #Gen_output: FP_derivative_t1_0_26_32
75
  def generate_FP_derivative_t1_0_26_32():
76
      assignment 1 0 = mem 198cc 20 32 \times 1000.0
77
      FP_derivative_t1_0_26_32 = assignment_1_0
78
79
80
  \#Gen output: FP pid fixcycle y 0 21 32
81
  def generate_FP_pid_fixcycle_y_0_21_32(FP_pid_fixcycle_y_0_21_32,
82
      FP\_derivative\_t1\_0\_26\_32, FP\_derivative\_x2\_0\_23\_32,
      FP
         _{integral} out _{0} 27 32, FP derivative t2 0 25 32,
      assignment_1_0 = ((0x0 << 32) \mid mem_19aad_6_16) \mid mem_19898_7_32
83
      assignment\_2\_0 = assignment\_1\_0 + -0.0046
84
      85
      assignment 4 0 = 1000.0 * assignment 3 0
86
      assignment 5 0 = assignment 4 0 + 2000.0
87
      assignment 6 0 = mem 198a8 14 32 – assignment 5 0
88
      assignment_7_0 = ((0 x 0 \ll 32) \mid mem_19aad_6_16) / mem_19898_7_32
89
      assignment_8_0 = assignment_7_0 + -0.0046
90
      91
      assignment_{10} = 1000.0 * assignment 9 0
92
      assignment 11 0 = assignment 10 0 + 2000.0
93
      assignment 12 0 = \text{mem} 198a8 14 32 - \text{assignment} 11 0
94
      assignment_{13}0 = mem_{198cc}20_{32} * 1000.0
95
      assignment 14 0 = assignment 12 0 * assignment 13 0
96
                15_0 = assignment_{14} 0 / 1000.0
      assignment
97
      assignment_{16_0} = FP_{integral_out_0_{27_32} + assignment_{15_0}}
98
      assignment_17_0 = assignment_16_0 / mem_198b0_16_32
99
      assignment 18 0 = assignment 6 0 + assignment 17 0
100
      assignment 19 0 = ((0 \times 0 \ll 32) \mid \text{mem 19aad 6 16}) / \text{mem 19898 7 32}
101
      assignment 20 0 = assignment 19 0 + -0.0046
      103
      assignment 22 0 = 1000.0 * assignment 21 0
104
```

```
assignment 23 0 = assignment 22 0 + 2000.0
105
       assignment_24_0 = mem_198a8_14_32 - assignment_23_0
106
       assignment_{25}_0 = assignment_{24}_0 - FP_derivative_{x3}_0_{24}_{32}
107
       assignment_{26_0} = 3.0 * assignment_{25_0}
108
       assignment_27_0 = assignment_26_0 + FP_derivative_x1_0_22_32
109
       assignment 28 0 = assignment 27 0 - FP derivative x2 0 23 32
110
       assignment 29 0 = 3.0 * FP derivative t2 0 25 32
111
       assignment 30\ 0 = 4.0 * FP derivative t1\ 0\ 26\ 32
112
       assignment 31 0 = assignment 29 0 + assignment 30 0
113
       assignment 32\ 0 = \text{mem } 198\text{cc}\ 20\ 32\ *\ 1000.0
114
       assignment_{33}_0 = 3.0 * assignment_{32}_0
115
       assignment_34_0 = assignment_31_0 + assignment_33_0
116
117
       assignment 35 0 = assignment 28 0 / assignment 34 0
       assignment 36 0 = assignment 35 0 * 1000.0
118
       assignment 37 0 = assignment 36 0 * 0.0
119
       assignment 38 0 = assignment 18 0 + assignment 37 0
120
       assignment 39 0 = \text{mem} 198ac 15 32 * assignment 38 0
121
       assignment 40 \ 0 = 0.0 + \text{assignment} 39 \ 0
122
       assignment_41_0 = FP_pid_fixcycle_y_0_21_32 - 0.0
123
       assignment _{42}_{0} = ((0 x 0 << 32) | mem_{19aad}_{6}_{16}) / mem_{19898}_{7}_{32}
124
       assignment 43 0 = assignment 42 0 + -0.0046
125
       126
       assignment_{45}0 = 1000.0 * assignment_{44}0
127
       assignment 46 0 = assignment 45 0 + 2000.0
128
       assignment 47 0 = \text{mem } 198a8 14 32 - \text{assignment } 46 0
129
       assignment_{48}_0 = mem_{198ac}_{15}_{32} * assignment_{47}
                                                            0
130
       assignment_49_0 = assignment_41_0 - assignment_48_0
131
       assignment 50 0 = assignment 40 0 + assignment 49 0
132
       FP pid fixcycle y 0 21 32 = assignment 50 0
133
134
135
136
137
138
139
140
  \#Gen output: FP integral out 1 49 32
141
   def generate FP integral_out_1_49_32(FP_pid_fixcycle_y_0_21_32,
142
      FP integral out 1 49 32, FP derivative t1 0 26 32,
          derivative x2_0_23_32, FP_integral_out_0_27_
      \mathbf{FP}
                                                        32.
          derivative t2_0_{25}_{32}, FP_derivative x1_0_{22}_{32},
      FP
      FP_derivative_x3_0_24_32):
       assignment_1_0 = ((0x0 << 32) \mid mem_19aaf_8_16) / mem_19898_7_32
143
       assignment 2 0 = assignment 1 0 + -0.00240000000000000002
144
       assignment 3 0 = assignment 2 0 / 0.9936
145
       assignment_4_0 = 3.0 * assignment_3_0
146
       assignment_5_0 = assignment_4_0 + -0.5
147
       assignment 6 0 = 0.5 * \text{assignment } 5 0
148
       assignment_7_0 = ((0 x 0 \iff 32) | mem_19aad_6_16) / mem_19898_7_32
149
       assignment_8_0 = assignment_7_0 + -0.0046
       151
       assignment 10 0 = 1000.0 * \text{assignment} 9 0
       assignment 11 0 = assignment 10 0 + 2000.0
153
       assignment 12 0 = -assignment 11 0
154
       assignment 13 0 = mem 198a8 14 32 + assignment 12 0
155
```

156	$assignment_14_0 = ((0x0 << 32) mem_19aad_6_16) / mem_19898_7_32$
157	$assignment_15_0 = assignment_14_0 + -0.0046$
158	$assignment_16_0 = assignment_15_0 / 0.987600000000001$
159	$assignment_17_0 = 1000.0 * assignment_16_0$
160	$assignment_{18}0 = assignment_{17}0 + 2000.0$
161	$assignment_19_0 = -assignment_18_0$
162	$\operatorname{assignment}$ 20 0 = mem 198a8 14 32 + $\operatorname{assignment}$ 19 0
163	assignment $21^{-}0 = \text{mem} 198\text{cc} 20^{-}32 * 1000.0$
164	assignment $22^{-}0 = assignment 20^{-}0 * assignment 21^{-}0$
165	${ m assignment}$ 23 0 = ${ m assignment}$ 22 0 / 1000.0
166	$assignment_24_0 = FP_integral_out_0_27_32 + assignment_23_0$
167	$assignment_{25}0 = assignment_{24}0 / mem_{198b0}16_{32}$
168	$assignment_26_0 = assignment_13_0 + assignment_25_0$
169	assignment $270 = ((0x0 << 32) mem 19aad 616) / mem 19898 732$
170	assignment $28^{\circ}0 = assignment 27^{\circ}0 + -0.0046^{\circ}$
171	assignment 290 = assignment 280 / 0.987600000000001
172	assignment $30^{-}0 = 1000.0$ * assignment 29 0
173	assignment $31^{-}0$ = assignment $30^{-}0$ + 2000.0
174	assignment $32^{-}0 = -assignment 31^{-}0$
175	assignment 330 = mem 198a8 14 32 + assignment 32 0
176	assignment $34^{-}0 = -FP^{-}$ derivative x3 0 24 32
177	assignment $35^{\circ}0 = assignment 33^{\circ}0 + assignment 34^{\circ}0$
178	assignment $36\ 0 = 3.0$ * assignment $35\ 0$
179	assignment $370 = assignment 360 + FP$ derivative x1 0 22 32
180	assignment $38^{\circ}0 = -FP$ derivative x2 0 23 32
181	assignment $39^{-}0 = assignment 37^{-}0 + assignment 38^{-}0$
182	assignment $40^{-}0 = 3.0^{-}$ * FP derivative t2 0 25 32
183	assignment $41^{-}0 = 4.0 * FP^{-}$ derivative $t1^{-}0^{-}26^{-}32$
184	assignment $42^{-}0 = assignment 40^{-}0 + assignment 41^{-}0$
185	assignment $43^{-}0 = \text{mem} \ 198\text{cc} \ 20 \ 32 \ * \ 1000.0$
186	assignment $44^{-}0 = 3.0^{-}*$ assignment $43^{-}0$
187	assignment 450 = assignment 420 + assignment 440
188	assignment 460 = assignment 390 / assignment 450
189	assignment $47\ 0$ = assignment $46\ 0$ * 1000.0
190	assignment $480 = assignment 470 * 0.0$
191	assignment 490 = assignment 260 + assignment 480
192	$assignment_50_0 = mem_198ac_15_32 * assignment_49_0$
193	assignment $51^{-}0 = 0.0^{+}$ assignment $50^{-}0^{-}$
194	$assignment_52_0 = FP_pid_fixcycle_y_0_21_32 + -0.0$
195	$assignment_{53}0 = ((0x0 << 32) mem_{19aad_{6}16}) / mem_{19898}7_{32}$
196	$\mathrm{assignment}_54_0 = \mathrm{assignment}_53_0 + -0.0046$
197	$assignment_{55}0 = assignment_{54}0 / 0.987600000000001$
198	$assignment_56_0 = 1000.0 * assignment_55_0$
199	$assignment_57_0 = assignment_56_0 + 2000.0$
200	$assignment_58_0 = -assignment_57_0$
201	$assignment_59_0 = mem_198a8_14_32 + assignment_58_0$
202	$assignment_60_0 = mem_198ac_15_32 * assignment_59_0$
203	$assignment_61_0 = -assignment_60_0$
204	$assignment_62_0 = assignment_52_0 + assignment_61_0$
205	$assignment_{63}0 = assignment_{51}0 + assignment_{62}0$
206	$assignment_64_0 = assignment_63_0 * mem_198a4_37_32$
207	$assignment_{65}0 = assignment_{6}0 - assignment_{64}0$
208	$assignment_{66_0} = mem_{198cc}_{20_{32}} * 1000.0$
209	$assignment_67_0 = assignment_65_0 * assignment_66_0$
210	assignment 68 0 = assignment 67 0 / 1000.0

```
assignment 69 \ 0 = FP integral out 1 \ 49 \ 32 + assignment \ 68 \ 0
211
       FP_integral_out_1_49_32 = assignment_69_0
212
213
214
  #Gen_output: FP_derivative_x3_1_46_32
215
   def generate FP derivative x3 1 46 32 (FP derivative x2 1 45 32):
216
       FP derivative x3 1 46 32 = FP derivative x2 1 45 32
217
218
219
   \#Gen output: FP derivative x2 1 45 32
220
   def generate FP_derivative x2_1_45_32(FP_derivative x1_1_44_32):
221
       FP_derivative_x2_1_45_32 = FP_derivative_x1_1_44_32
222
223
224
  \#Gen output: FP derivative x1 1 44 32
225
   def generate FP derivative x1 1 44 32(FP pid fixcycle y 0 21 32,
226
      FP_derivative_t1_0_26_32, FP_derivative_x2_0_23_32,
      \mathbf{FP}
          _{integral} out _{0} 27 32, FP derivative t2 0 25 32,
      FP_derivative_x1_0_22_32, FP_derivative_x3_0_24_32):
       assignment 1_0 = ((0 \times 0 \ll 32) \mid \text{mem}_{19aaf}_{8}_{16}) / \text{mem}_{19898}_{7}_{32}
227
       assignment 2 0 = assignment 1 0 + -0.00240000000000000002
228
       assignment 3 0 = assignment 2 0 / 0.9936
229
       assignment 4 0 = 3.0 * \text{assignment} 3 0
230
       assignment 5 0 = assignment 4 0 + -0.5
231
       assignment 6 0 = 0.5 * \text{assignment } 5 0
232
       assignment 7_0 = ((0x0 \ll 32) \mid mem_{19aad_6_{16}}) / mem_{19898_{7_{32}}}
233
       assignment_8_0 = assignment_7_0 + -0.0046
234
       235
       assignment 10 0 = 1000.0 * \text{assignment} 9 0
236
       assignment 11 0 = assignment 10 0 + 2000.0
237
       assignment 12 \ 0 = -assignment \ 11 \ 0
238
       assignment 13 0 = mem 198a8 14 32 + assignment 12 0
239
       assignment_14_0 = ((0 x 0 \iff 32) | mem_19aad_6_16) / mem_19898_7_32
240
       assignment_{15}0 = assignment_{14}0 + -0.0046
241
       242
       assignment 17 0 = 1000.0 * assignment 16 0
243
       assignment 18 0 = assignment 17 0 + 2000.0
244
       assignment 19 0 = -assignment 18 0
245
       assignment 20 \ 0 = mem 198a8 \ 14 \ 32 + assignment \ 19 \ 0
246
       assignment 21 \ 0 = \text{mem } 198\text{cc} \ 20 \ 32 \ * \ 1000.0
247
       assignment 22_0 = assignment 20_0 * assignment 21_0
248
       assignment_{23}0 = assignment_{22}0 / 1000.0
249
       assignment 24 0 = FP integral out 0 27 32 + assignment 23 0
250
       assignment 25 0 = assignment 24 0 / mem 198b0 16 32
251
       assignment_{26_0} = assignment_{13_0} + assignment_{25_0}
252
       assignment 27_0 = ((0 \times 0 \ll 32) \mid \text{mem}_{19aad}_{6_16}) / \text{mem}_{19898}_{7_32}
253
       assignment 28_0 = \text{assignment} 27_0 + -0.0046
254
       assignment 29 0 = assignment 28 0 / 0.987600000000001
255
       assignment_{30}_0 = 1000.0 * assignment_{29}_0
256
       assignment_{31_0} = assignment_{30_0} + 2000.0
257
       assignment_{32}_0 = -assignment_{31}_0
258
       assignment 33 0 = \text{mem } 198a8 \ 14 \ 32 + \text{assignment } 32 \ 0
259
       assignment_34_0 = -FP_derivative x3 0 24 32
260
       assignment 35 0 = assignment 33 0 + assignment 34 0
261
       assignment 36\ 0 = 3.0 * \text{assignment} 35\ 0
262
```

```
assignment 37 0 = assignment 36 0 + FP derivative x1 0 22 32
263
       assignment 38_0 = -FP_derivative x_2_0_{23}
264
       assignment_39_0 = assignment_37_0 + assignment_38_0
265
       assignment_40_0 = 3.0 * FP_derivative_t2_0_25_32
266
       assignment 41_0 = 4.0 * FP_derivative_t1_0_26_32
267
       assignment 42 0 = assignment 40 0 + assignment 41 0
268
       assignment 43 \ 0 = \text{mem } 198 \text{cc} 20_{32} * 1000.0
269
       assignment 44 0 = 3.0 * assignment 43 0
270
       assignment 45 0 = assignment 42 0 + assignment 44 0
271
       assignment_46_0 = assignment_39_0 / assignment_45_0
272
       assignment_47_0 = assignment_46_0 * 1000.0
273
       assignment_{48_0} = assignment_{47_0} * 0.0
274
275
       assignment 49 0 = assignment 26 0 + assignment 48 0
       assignment 50 0 = \text{mem} 198ac 15 32 * assignment 49 0
276
       assignment_51_0 = 0.0 + assignment_50_0
277
       assignment 52 0 = FP pid fixcycle y 0 21 32 + -0.0
278
       assignment_{53}0 = ((0x0 << 32) | mem_{19aad_{6}16}) / mem_{19898_{7}32}
279
       assignment 54 0 = assignment 53 0 + -0.0046
280
       281
       assignment 56 0 = 1000.0 * assignment 55 0
282
       assignment 57 0 = assignment 56 0 + 2000.0
283
       assignment 58 0 = -assignment 57 0
284
       assignment_59_0 = mem_198a8_14_32 + assignment_58_0
285
       assignment 60 0 = \text{mem} 198ac 15 32 * assignment 59 0
286
       assignment 61 \ 0 = -assignment \ 60 \ 0
287
       assignment_62_0 = assignment_52_0 + assignment_61_
                                                           0
288
       assignment_{63}_0 = assignment_{51}_0 + assignment_{62}_0
289
       assignment 64 0 = assignment 63 0 * mem 198a4 37 32
290
       assignment 65\ 0 = assignment 6\ 0 - assignment 64\ 0
291
       FP derivative x1 1 44 32 = assignment 65 0
292
293
294
  \#Gen output: FP derivative t2 1 47 32
295
   def generate FP_derivative_{t2}_{-47}_{-32}(FP_derivative_{t1}_{-48}_{-32}):
296
       FP derivative t2 1 47 32 = FP derivative t1 1 48 32
297
298
299
  \#Gen output: FP derivative t1 1 48 32
300
   def generate FP derivative t1 1 48 32():
301
       assignment 1 0 = mem 198cc 20 32 \times 1000.0
302
       FP derivative t1 1 48 32 = assignment 1 0
303
304
305
  \#Gen output: FP pid fixcycle y 1 43 32
306
   def generate_FP_pid_fixcycle_y_1_43_32(FP_pid_fixcycle_y_0_21_32,
307
      FP\_derivative\_x2\_1\_45\_32, FP\_pid\_fixcycle\_y\_1\_43\_32,
      FP
          integral_out_1_49_32, FP_derivative_x1_
                                                  1 \ 44 \ 32
          derivative t1 0 26_{32}, FP derivative x2_{0}23_{32},
      \mathbf{FP}
         _{integral}out_0_{27}_{32}, FP_derivative_t2_1_47_32,
      FP
      FP_derivative_t2_0_25_32, FP_derivative_x1_0_22_32,
      FP derivative t1 1 48 32, FP derivative x3 1 46 32,
      FP derivative x3 \ 0 \ 24 \ 32):
       assignment_1_0 = ((0x0 \iff 32) | mem_19aaf_8_16) / mem_19898_7_32
308
       309
       assignment 3 0 = assignment 2 0 / 0.9936
310
```

311	$assignment_4_0 = 3.0 * assignment_3_0$
312	$assignment_5_0 = assignment_4_0 + -0.5$
313	$assignment_6_0 = 0.5 * assignment_5_0$
314	$assignment_7_0 = ((0x0 << 32) mem_19aad_6_16) / mem_19898_7_32$
315	$assignment_8_0 = assignment_7_0 + -0.0046$
316	$assignment_9_0 = assignment_8_0 / 0.987600000000001$
317	assignment 10 $0 = 1000.0$ * assignment 9 0
318	assignment $11^{\circ}0$ = assignment $10^{\circ}0$ + 2000.0
319	assignment 12 0 = -assignment 11 0
320	assignment 13 0 = mem 198a8 14 32 + assignment 12 0
321	$assignment 14 0 = ((0x0 << 32)) mem 19aad 6 16) mem 19898 7_32$
322	$assignment_{15}0 = assignment_{14}0 + -0.0046$
323	$assignment_16_0 = assignment_15_0 / 0.987600000000001$
324	assignment $17 0 = 1000.0 * assignment 16 0$
325	assignment 180 = assignment 170 + 2000.0
326	assignment 190 = -assignment 180
327	$assignment 200 = mem 198a8 \overline{14} \overline{32} + assignment 19 0$
328	assignment $21^{-}0 = \text{mem} 198\text{cc} 20^{-}32 * 1000.0$
329	assignment $22^{-}0 = assignment 20^{-}0 * assignment 21^{-}0$
330	assignment 230 = assignment 220 / 1000.0
331	assignment 240 = FP integral out 0 27 32 + assignment 23 0
332	assignment 25 0 = assignment 24 0 / mem 198b0 16 32
333	assignment 26 0 = assignment 13 0 + assignment 25 0
334	assignment 27 0 = ((0x0 << 32) mem 19aad 6 16) / mem 19898 7 32
335	assignment 28 0 = assignment 27 0 + -0.0046
336	assignment 29 0 = assignment 28 0 / 0.987600000000001
337	assignment $30^{\circ}0 = 1000.0$ * assignment 29 0
338	assignment 31 0 = assignment 30 0 + 2000.0
339	assignment 32 0 = -assignment 31 0
340	$assignment_{33}0 = mem_{198a8}14_{32} + assignment_{32}0$
341	$assignment_34_0 = -FP_derivative_x3_0_24_32$
342	$assignment_{35}0 = assignment_{33}0 + assignment_{34}0$
343	$assignment_{36}0 = 3.0 * assignment_{35}0$
344	$assignment_37_0 = assignment_36_0 + FP_derivative_x1_0_22_32$
345	$assignment_{38}_0 = -FP_derivative_{x2}_0_{23}_{32}$
346	$assignment_{39}0 = assignment_{37}0 + assignment_{38}0$
347	$assignment_40_0 = 3.0 * FP_derivative_t2_0_25_32$
348	$assignment_41_0 = 4.0 * FP_derivative_t1_0_26_32$
349	$assignment_42_0 = assignment_40_0 + assignment_41_0$
350	$assignment_{43}0 = mem_{198cc}20_{32} * 1000.0$
351	$assignment_44_0 = 3.0 * assignment_43_0$
352	$assignment_45_0 = assignment_42_0 + assignment_44_0$
353	$assignment_46_0 = assignment_39_0 \ / \ assignment_45_0$
354	$assignment_47_0 = assignment_46_0 * 1000.0$
355	$assignment_48_0 = assignment_47_0 * 0.0$
356	$assignment_49_0 = assignment_26_0 + assignment_48_0$
357	$assignment_50_0 = mem_198ac_15_32 * assignment_49_0$
358	$assignment_51_0 = 0.0 + assignment_50_0$
359	$assignment_52_0 = FP_pid_fixcycle_y_0_21_32 + -0.0$
360	$assignment_{53}0 = ((0x0 << 32) mem_{19aad_{6}16}) / mem_{19898}7_{32}$
361	$assignment_54_0 = assignment_53_0 + -0.0046$
362	$assignment_{55}0 = assignment_{54}0 / 0.9876000000000001$
363	$assignment_56_0 = 1000.0 * assignment_55_0$
364	$assignment_57_0 = assignment_56_0 + 2000.0$
365	$assignment_{58}0 = -assignment_{57}0$

366	assignment 59 $0 = \text{mem}$ 198a8 14 32 $+$ assignment 58 0
367	assignment $60^{-}0 = \text{mem} 198 \text{ac} 15^{-}32 * \text{assignment} 59^{-}0$
368	assignment $61 \ 0 = -assignment \ 60 \ 0$
369	assignment $62 \ 0 = assignment \ 52 \ 0 + assignment \ 61 \ 0$
370	assignment $63 \ 0 = assignment \ 51 \ 0 + assignment \ 62 \ 0$
371	assignment $64^{-}0 = assignment 63^{-}0 * mem 198a4^{-}37^{-}32$
372	assignment $65 0 = assignment 6 0 - assignment 64 0$
373	assignment $66 \ 0 = ((0x0 << 32) \ mem 19aaf 8 \ 16) \ / mem 19898 \ 7 \ 32$
374	assignment $67^{-}0 = \text{assignment} 66^{-}0 + -0.0024000000000000000000000000000000000$
375	assignment $680 = assignment 670 / 0.9936$
376	assignment $690 = 3.0 * \text{ assignment } 680$
377	assignment $70^{-}0 = \text{assignment} 69^{-}0^{-}+-0.5^{-}$
378	assignment $71^{\circ}0 = 0.5^{\circ}*$ assignment $70^{\circ}0$
379	assignment $72^{-}0 = ((0x0 << 32) mem 19aad 6 16) / mem 19898 7 32$
380	assignment $73^{\circ}0 = assignment$ $72^{\circ}0 + -0.0046^{\circ}$
381	assignment $74^{-}0 = assignment 73^{-}0 / 0.987600000000001$
382	assignment $750 = 1000.0 * assignment 740$
383	assignment 760 = assignment 750 + 2000.0
384	assignment $770 = -assignment 760$
385	assignment $78 \ 0 = \text{mem} \ 198a8 \ 14 \ 32 + \text{assignment} \ 77 \ 0$
386	assignment $79^{-}0 = ((0x0 << 32)^{-}) \mod 19aad (6, 16)^{-} \mod 19898 (7, 32)^{-}$
387	assignment $80^{\circ}0 = \text{assignment} 79^{\circ}0 + -0.0046^{\circ}$
388	assignment $81^{-}0 = assignment 80^{-}0 / 0.987600000000001$
389	assignment $82^{\circ}0 = 1000.0 * \text{assignment} 81^{\circ}0$
390	assignment 830 = assignment $820 + 2000.0$
391	assignment $84^{\circ}0 = -assignment 83^{\circ}0$
392	assignment 850 = mem 198a8 1432 + assignment 84 0
393	assignment $86\ 0 = \text{mem}\ 198\text{cc}\ 20\ 32\ *\ 1000.0$
394	assignment $87\ 0$ = assignment $85\ 0$ * assignment $86\ 0$
395	assignment $880 = assignment 870 / 1000.0$
396	assignment 89 0 = FP integral out 0 27 32 + assignment 88 0
397	assignment $90^{\circ}0 = assignment 89^{\circ}0^{\circ} / mem 198b0^{\circ}16^{\circ}32^{\circ}$
398	assignment $91^{\circ}0 = \text{assignment} 78^{\circ}0 + \text{assignment} 90^{\circ}0$
399	assignment $920 = ((0x0 << 32))$ mem 19aad 616) / mem 19898 732
400	assignment 93 0 = assignment 92 0 + -0.0046
401	assignment 940 = assignment 930 / 0.987600000000001
402	assignment $95\ 0 = 1000.0$ * assignment $94\ 0$
403	assignment 960 = assignment 950 + 2000.0
404	$assignment 97_0 = -assignment 96_0$
405	$assignment_{98}0 = mem_{198a8}14_{32} + assignment_{97}0$
406	$assignment_{99}0 = -FP_derivative_x3_0_24_32$
407	$assignment_100_0 = assignment_98_0 + assignment_99_0$
408	$assignment_101_0 = 3.0 * assignment_100_0$
409	$assignment_102_0 = assignment_101_0 + FP_derivative_x1_0_22_32$
410	$assignment_103_0 = -FP_derivative_x2_0_23_32$
411	$assignment_104_0 = assignment_102_0 + assignment_103_0$
412	$assignment_{105}0 = 3.0 * FP_derivative_{t2}0_{25}32$
413	$assignment_106_0 = 4.0 * FP_derivative_t1_0_26_32$
414	$assignment_107_0 = assignment_105_0 + assignment_106_0$
415	$assignment_{108}0 = mem_{198cc}20_{32} * 1000.0$
416	$assignment_109_0 = 3.0 * assignment_108_0$
417	$assignment_110_0 = assignment_107_0 + assignment_109_0$
418	$assignment_111_0 = assignment_104_0 / assignment_110_0$
419	$assignment_112_0 = assignment_111_0 * 1000.0$
420	assignment 113 $0 = assignment 112 0 * 0.0$

421	assignment 114 0 = assignment 91 0 + assignment 113 0
422	assignment 1150 = mem 198ac 1532 * assignment 1140
423	assignment $116\ 0 = 0.0 + \text{assignment} 115\ 0$
424	assignment $117^{-}0 = FP$ pid fixcycle y 0 $21^{-}32 + -0.0$
425	assignment $118 \ 0 = ((0x0 << 32) \ mem 19aad 6 16) / mem 19898 7 32$
426	assignment $119\ 0$ = assignment $118\ 0$ + -0.0046
427	assignment 120 0 = assignment 119 0 / 0.9876000000000001
428	assignment $121 0 = 1000.0 * \text{assignment} 120 0$
429	assignment $122^{\circ}0 = assignment 121^{\circ}0 + 2000.0$
430	assignment $123 0 = -$ assignment $122 0$
431	assignment 124 0 = mem 198a8 14 32 + assignment 123 0
432	assignment $125^{\circ}0 = \text{mem} 198 \text{ac} 15^{\circ} 32 * \text{assignment} 124^{\circ}0$
433	assignment $126 \ 0 = -assignment \ 125 \ 0$
434	assignment $127^{-}0 = assignment 117^{-}0 + assignment 126^{-}0$
435	assignment $128^{\circ}0 = assignment 116^{\circ}0 + assignment 127^{\circ}0$
436	assignment $129\ 0$ = assignment $128\ 0$ * mem $198a4\ 37\ 32$
437	assignment $130\ 0$ = assignment $71\ 0$ - assignment $129\ 0$
438	assignment $131 \ 0 = \text{mem} \ 198\text{cc} \ 20 \ 32 \ * \ 1000.0$
439	assignment 132 0 = assignment 130 0 * assignment 131 0
440	assignment 133 $0 = assignment 132 0 / 1000.0$
441	assignment 134 0 = FP integral out 1 49 32 + assignment 133 0
442	assignment 135 0 = assignment 134 0 / mem 198c0 39 32
443	assignment $136 \ 0 = assignment \ 65 \ 0 + assignment \ 135 \ 0$
444	assignment $137 \ 0 = ((0x0 << 32)) \ mem \ 19aaf \ 8 \ 16) \ / \ mem \ 19898 \ 7 \ 32$
445	assignment 138 0 = assignment 137 0 + -0.00240000000000002
446	assignment 139 0 = assignment 138 0 / 0.9936
447	assignment 140 $0 = 3.0 *$ assignment 139 0
448	assignment 141 $0 = assignment 140 0 + -0.5$
449	assignment 142 $0 = 0.5$ * assignment 141 0
450	assignment 143 0 = $((0x0 << 32))$ mem 19aad 6 16) / mem 19898 7 32
451	assignment 144 0 = assignment 143 0 + -0.0046
452	assignment $145 0 = assignment 144 0 / 0.98760000000000001$
453	assignment $146\ 0 = 1000.0 * assignment 145\ 0$
454	assignment $147\ 0$ = assignment $146\ 0$ + 2000.0
455	assignment $148 \ 0 = -assignment \ 147 \ 0$
456	assignment 149 0 = mem 198a8 14 32 + assignment 148 0
457	assignment 150 0 = $((0 \times 0 \ll 32))$ mem 19aad 6 16) / mem 19898 7 32
458	assignment 151 $0 = assignment 150 0 + -0.0046$
459	assignment $152^{\circ}0 = assignment 151^{\circ}0 / 0.9876000000000001$
460	assignment $153 0 = 1000.0 * assignment 152 0$
461	assignment $154^{\circ}0 = \text{assignment} 153^{\circ}0 + 2000.0$
462	assignment $155^{\circ}0 = -assignment 154^{\circ}0$
463	assignment $1560 = \text{mem} 198a81432 + \text{assignment} 1550$
464	assignment $157\ 0 = \text{mem}\ 198\text{cc}\ 20\ 32\ *\ 1000.0$
465	assignment $158\ 0$ = assignment $156\ 0$ * assignment $157\ 0$
466	assignment $159^{\circ}0 = assignment 158^{\circ}0 / 1000.0$
467	assignment $160 \ 0 = FP$ integral out $0 \ 27 \ 32 + assignment \ 159 \ 0$
468	assignment 161 0 = assignment 160 0 / mem 198b0 16 32
469	assignment 162 0 = assignment 149 0 + assignment 161 0
470	assignment $163 \ 0 = ((0 \text{ x}0 \iff 32) \ \text{ mem } 19aad \ 6 \ 16) \ / \text{ mem } 19898 \ 7 \ 32$
471	assignment $164 \ 0 = assignment \ 163 \ 0 + -0.0046$
472	assignment $165\ 0 = assignment\ 164\ 0\ /\ 0.9876000000000001$
473	assignment $166 \ 0 = 1000.0 * assignment \ 165 \ 0$
474	assignment $167\ 0$ = assignment $166\ 0$ + 2000.0
475	assignment $168 0 = -assignment 167 0$

476	$assignment_169_0 = mem_198a8_14_32 + assignment_168_0$
477	$assignment_170_0 = -FP_derivative_x3_0_24_32$
478	$assignment_171_0 = assignment_169_0 + assignment_170_0$
479	$assignment_172_0 = 3.0 * assignment_171_0$
480	$assignment_173_0 = assignment_172_0 + FP_derivative_x1_0_22_32$
481	$assignment_174_0 = -FP_derivative_x2_0_23_32$
482	${ m assignment}$ 175 0 = ${ m assignment}$ 173 0 + ${ m assignment}$ 174 0
483	assignment $176\ 0 = 3.0 * FP$ derivative t2 0 25 32
484	assignment $177^{\circ}0 = 4.0 * FP$ derivative $t1^{\circ}0^{\circ}26^{\circ}32$
485	assignment 178 0 = assignment 176 0 + assignment 177 0
486	$assignment_179_0 = mem_198cc_20_32 * 1000.0$
487	assignment $180^{\circ}0 = 3.0^{\circ} * \text{ assignment } 179^{\circ}0$
488	assignment 181 0 = assignment 178 0 + assignment 180 0
489	assignment 182 0 = assignment 175 0 / assignment 181 0
490	assignment $183^{\circ}0 = assignment 182^{\circ}0 * 1000.0$
491	assignment $184^{\circ}0 = assignment 183^{\circ}0 * 0.0$
492	assignment $185^{\circ}0 = assignment 162^{\circ}0 + assignment 184^{\circ}0$
493	assignment $186^{\circ}0 = \text{mem} 198 \text{ac} 15 32 * \text{assignment} 185^{\circ}0$
494	assignment $187^{-}0 = 0.0^{+}$ assignment $186^{-}0$
495	assignment 188 0 = FP pid fixcycle v 0 21 $32 + -0.0$
496	assignment 189 0 = $((0x0 \ll 32) \mid \text{mem} \mid 19aad \mid 6 \mid 16) \mid \text{mem} \mid 19898 \mid 7 \mid 32$
497	assignment 190 0 = assignment 189 0 + -0.0046
498	assignment $191 0 = assignment 190 0 / 0.9876000000000001$
499	assignment 192 $0 = 1000.0 * assignment 191 0$
500	assignment 193 $0 = $ assignment 192 $0 + 2000.0$
501	assignment 194 $0 = -assignment$ 193 0
502	assignment 195 $0 = \text{mem}$ 198a8 14 32 + assignment 194 0
503	assignment 196 $0 = \text{mem}$ 198ac 15 32 * assignment 195 0
504	assignment $197 \ 0 = -assignment \ 196 \ 0$
505	assignment 198 $0 = assignment 188 0 + assignment 197 0$
506	assignment 199 $0 = assignment 187 0 + assignment 198 0$
507	assignment $200 \ 0 = assignment \ 199 \ 0 \ * mem \ 198a4 \ 37 \ 32$
508	assignment $201 \ 0 = assignment \ 142 \ 0 - assignment \ 200 \ 0$
509	assignment 202 0 = assignment 201 0 - FP derivative x3 1 46 32
510	assignment 203 $0 = 3.0 *$ assignment 202 0
511	assignment 204 0 = assignment 203 0 + FP derivative x1 1 44 32
512	assignment $205 \ 0 = assignment \ 204 \ 0 - FP$ derivative $x^2 \ 1 \ 45 \ 32$
513	assignment 206 $0 = 3.0 * FP$ derivative t2 1 47 32
514	assignment $207 \ 0 = 4.0 * FP$ derivative t1 1 48 32
515	assignment $208 \ 0 = assignment \ 206 \ 0 + assignment \ 207 \ 0$
516	assignment $209 \ 0 = \text{mem} \ 198\text{cc} \ 20 \ 32 \ * \ 1000.0$
517	assignment 210 0 = 3.0 * assignment 209 0
518	assignment $211 \ 0 = assignment \ 208 \ 0 + assignment \ 210 \ 0$
519	assignment 212 0 = assignment 205 0 / assignment 211 0
520	assignment 213 0 = assignment 212 0 * 1000 0
521	assignment 214 0 = assignment 213 0 * 0 0
522	assignment $215_0 = assignment_{136_0} + assignment_{214_0}$
522	assignment $216_0 - \text{mem} 198\text{hc} 38_{-}32_{-} \text{ assignment} 215_0$
524	assignment $217 \ 0 = 0 \ 0 + assignment 216 \ 0$
525	assignment $218_0 - FP$ nid fixevele v 1 43 32 - 0.0
526	assignment 210 0 - ((0x0 << 32) \mid mem 10asf 8 16) / mem 10808 7 22
527	assignment 210 0 - assignment 210 0 \pm 0.002/000000000000000000000000000000000
520	assignment 220_0 = assignment 220_0 / 0.00240000000000002
520	assignment 222 $0 = 3.0 \pm 3$ ssignment 221 0
520	assignment $222 = 0 = 0.0 + assignment 221 = 0$ assignment $223 = assignment 222 = 0 + -0.5$
000	absignment 220 0 - absignment 222 0 + 0.0

531	$assignment_{224}0 = 0.5 * assignment_{223}0$
532	$assignment_{225}0 = ((0x0 << 32) \mid mem_{19aad_6_{16}}) / mem_{19898_{7_{32}}}$
533	$assignment_226_0 = assignment_225_0 + -0.0046$
534	$assignment_227_0 = assignment_226_0 / 0.987600000000001$
535	$assignment_{228}0 = 1000.0 * assignment_{227}0$
536	$\mathrm{assignment}_229_0\ =\ \mathrm{assignment}_228_0\ +\ 2000.0$
537	assignment 230 0 = -assignment 229 0
538	assignment 231 0 = mem 198a8 14 32 + assignment 230 0
539	assignment $232\ 0 = ((0x0 << 32)]$ mem 19aad 6 16) / mem 19898 7 32
540	assignment 233 0 = assignment 232 0 + -0.0046
541	$assignment_234_0 = assignment_233_0 / 0.987600000000001$
542	$assignment_{235}0 = 1000.0 * assignment_{234}0$
543	$assignment_{236}0 = assignment_{235}0 + 2000.0$
544	$assignment_{237}0 = -assignment_{236}0$
545	$assignment_{238}0 = mem_{198a8}14_{32} + assignment_{237}0$
546	$assignment_{239}0 = mem_{198cc}20_{32} * 1000.0$
547	$assignment_240_0 = assignment_238_0 * assignment_239_0$
548	$assignment_241_0 = assignment_240_0 / 1000.0$
549	$assignment_242_0 = FP_integral_out_0_27_32 + assignment_241_0$
550	$assignment_243_0 = assignment_242_0 / mem_198b0_16_32$
551	$assignment_244_0 = assignment_231_0 + assignment_243_0$
552	$assignment_245_0 = ((0x0 << 32) mem_19aad_6_16) / mem_19898_7_32$
553	assignment 246 0 = assignment 245 0 + -0.0046
554	$assignment_247_0 = assignment_246_0 / 0.987600000000001$
555	assignment 248 0 = 1000.0 * assignment 247 0
556	$assignment_249_0 = assignment_248_0 + 2000.0$
557	assignment 250 0 = -assignment 249 0
558	$assignment_{251}0 = mem_{198a8}14_{32} + assignment_{250}0$
559	$assignment_{252}0 = -FP_{derivative_{x3}0_{24}32}$
560	$assignment_{253}0 = assignment_{251}0 + assignment_{252}0$
561	$assignment_{254}0 = 3.0 * assignment_{253}0$
562	$assignment_{255}0 = assignment_{254}0 + FP_derivative_{x1}0_{22}32$
563	$assignment_{256}0 = -FP_derivative_{x2}0_{23}32$
564	$assignment_{257}0 = assignment_{255}0 + assignment_{256}0$
565	$assignment_{258}0 = 3.0 * FP_derivative_{t2}0_{25}32$
566	$assignment_{259}0 = 4.0 * FP_derivative_{t1}0_{26}32$
567	$assignment_{260}0 = assignment_{258}0 + assignment_{259}0$
568	$assignment_{261_0} = mem_{198cc_{20_{32}} * 1000.0}$
569	$assignment_{262_0} = 3.0 * assignment_{261_0}$
570	$assignment_263_0 = assignment_260_0 + assignment_262_0$
571	$assignment_{264}0 = assignment_{257}0$ / $assignment_{263}0$
572	$assignment_{265}0 = assignment_{264}0 * 1000.0$
573	$assignment_{266}0 = assignment_{265}0 * 0.0$
574	$assignment_267_0 = assignment_244_0 + assignment_266_0$
575	$assignment_{268}0 = mem_{198ac}15_{32} * assignment_{267}0$
576	$assignment_{269}0 = 0.0 + assignment_{268}0$
577	$assignment_270_0 = FP_pid_fixcycle_y_0_21_32 + -0.0$
578	$assignment_271_0 = ((0x0 << 32) mem_19aad_6_16) / mem_19898_7_32$
579	$assignment_272_0 = assignment_271_0 + -0.0046$
580	$assignment_273_0 = assignment_272_0 / 0.987600000000001$
581	$assignment_274_0 = 1000.0 * assignment_273_0$
582	$assignment_275_0 = assignment_274_0 + 2000.0$
583	$assignment_276_0 = -assignment_275_0$
584	$assignment_277_0 = mem_198a8_14_32 + assignment_276_0$
585	$assignment_278_0 = mem_198ac_15_32 * assignment_277_0$

```
assignment 279 0 = -assignment 278 0
586
       assignment_{280} = assignment_{270} + assignment_{279} = 0
587
       assignment_281_0 = assignment_269_0 + assignment_280_0
588
       assignment_282_0 = assignment_281_0 * mem_198a4_37_32
589
       assignment_{283}0 = assignment_{224}0 - assignment_{282}0
590
       assignment 284 0 = mem 198bc 38 32 * assignment <math>283 0
591
       assignment 285 0 = assignment 218 0 - assignment 284 0
592
       assignment 286 0 = assignment 217 0 + assignment 285 0
593
       FP pid fixcycle y 1 43 32 = assignment 286 0
594
596
597
598
599
  #Gen output: pressure
600
   def generate_pressure():
601
       assignment 1 0 = mem 199fb 50 32 * mem 198a4 51 32
602
       pressure = assignment 1 0
603
```

A.4 Drone Differential Equations Output

```
1 #!/usr/bin/env python3
2 import dadra
  import math
3
4
5
  def modelRec(state, FPstate_deltat_57_32, FPreg_ax_r0_0_32
       = 0.1321582976668071, FPreg ay r1 1 32 = 0.32993030595956074,
       FPreg az r2 2 32=0.6754967833384182, FPstate beta 56 32
       = 0.6864729397366336, FPreg_gx_r3_3_32 = 0.5257138543345415,
       FP stack\_gy\_0\_45\_32 = 0.23623629042347727, \ FP stack\_gz\_4\_46\_32
       =\!0.0016262269322375733\,,\ \mathrm{FPstack\_mx\_8\_47\_32}\!=\!0.207115455996444\,,
       FPstack_my_{12}_{48}_{32}=0.2141901117143904, FPstack_mz_{16}_{49}_{32}
       = 0.5742019759212731):
7
        FPstate q0 58 32 = \text{state}[0]
8
        FPstate q1 59 32 = \text{state} \begin{bmatrix} 1 \end{bmatrix}
9
        FPstate q2 60 32 = \text{state}[2]
10
        FPstate q3 61 32 = state[3]
11
12
        FP_0\_sfloat\_63\_32 = FPreg\_ax\_r0\_0\_32 * FPreg\_ax\_r0\_0\_32
13
        FP_1\_sfloat\_64\_32 = FPreg\_ay\_r1\_1\_32 * FPreg\_ay\_r1\_1\_32
14
        FP 2 sfloat 65 32 = FP 0 sfloat 63 32 + FP 1 sfloat 64 32
15
        FP 3 sfloat 66 32 = FPreg az r2 2 32 * FPreg az r2 2 32
16
        FP_4\_sfloat_67\_32 = FP_2\_sfloat_65\_32 + FP_3\_sfloat_66\_32
17
        FP_5\_sfloat\_68\_64 = FP_4\_sfloat\_67\_32
18
        FP
            \overline{8} sfloat \overline{71} \overline{64} = (\overline{\mathrm{FP}} \ \overline{5} \ \mathrm{sfloat} \ \overline{68} \ \overline{64}) \ ** \ (1.0/2.0)
19
            1\overline{11} sfloat 7\overline{4} 32 = FP 8 sfloat 71^{-}64
        \mathbf{FP}
20
        \mathbf{FP}
            _14\_sfloat\_77\_32 = FPstack\_mx\_8\_47\_32 * FPstack\_mx\_8\_47\_32
21
        FP_{15}\_sfloat_{78}\_32 = FPstack\_my\_12\_48\_32 * FPstack\_my\_12\_48\_32
22
        \mathrm{FP} 16 sfloat 79 32 = \mathrm{FP} 14 sfloat 77 32 + \mathrm{FP} 15 sfloat 78 32
23
        FP 17 sfloat 80 32 = FPstack mz 16 49 32 * FPstack mz 16 49 32
24
```

25	FP_{18}	sfloat	$81_{32} =$	FP_{16} sfloat $_{79}$ 32 + FP_{17} sfloat $_{80}$ 32
26	FP 19	sfloat	$82 \ 64 =$	FP 18 sfloat 81 32
27	$FP^{-}22^{-}$	sfloat	$85^{-}64 =$	(FP 19 sfloat 82 64) ** (1.0/2.0)
28	$FP^{-}25^{-}$	sfloat	$88^{-}32 =$	FP 22 sfloat 85 64
29	FP^{28}	sfloat	$91^{-}64 =$	$\overline{\text{FPreg}}$ $\overline{\text{gx}}$ r3 $\overline{3}$ $3\overline{2}$
30	FP_{31}		$94^{-}64 =$	FP 28 sfloat 91 64 $*$ 0.017453292519943295
31	FP_{34}		$97^{-}32 =$	FP_31_sfloat_94_64
32	FP_{36}	sfloat	9964 =	FPstack gv 0 45 32
33	FP_{39}	sfloat	102 64 =	FP 36 sfloat 99 64 $*$ 0.017453292519943295
34	FP 42	sfloat	105 32 =	FP 39 sfloat 102 64
35	FP 44	sfloat	10764 =	FPstack gz 4 46 32
36	FP 47	sfloat	11064 =	FP 44 sfloat 107 64 $*$ 0.017453292519943295
37	FP_{50}	sfloat	$113 \ 32 =$	FP_{47} sfloat 110 64
38	FP 52	sfloat	115 32 =	FPstate q0 58 32 + FPstate q0 58 32
39	FP 53	sfloat	116 32 =	$= FPstate \ a1 \ 59 \ 32 + FPstate \ a1 \ 59 \ 32$
40	FP_54		$\begin{bmatrix} 110 & 32 \\ 117 & 32 \end{bmatrix} =$	$= FPstate \alpha^2 60 32 + FPstate \alpha^2 60 32$
41	FP_{55}	_sfloat	118 32 =	$= FPstate \alpha_3 61 32 + FPstate \alpha_3 61 32$
42	FP_{56}	_sfloat	$110_{32} =$	$= FPstate = \alpha 0 = 58 = 32 * FPstate = \alpha 0 = 58 = 32$
42	FP 57	_sfloat	$\begin{array}{r} 110 \\ 120 \\ 32 \end{array} =$	$= FP_{state} = 0 58 32 * FP_{state} = 0 59 32$
43	FP 58	_sfloat	$\begin{array}{r} 120 \\ 121 \\ 32 \end{array} =$	$= FP_{state} - q0 - 58 - 32 + FP_{state} - q2 - 60 - 32$
45	FP 59	_sfloat	$\begin{array}{rrr} 121 \\ 122 \\ 32 \end{array}$	$FP_{state} = (1 50 32 * FP_{state} = (1 50 32)$
40	FP = 60	_sfloat	$\begin{array}{rrrr} -122 & -02 & - \\ 123 & 32 & - \end{array}$	$FP_{state} = a1 = 59 = 32 \times FP_{state} = a3 = 61 = 32$
40	FP 61	_sfloat	$\begin{array}{r} 120 \\ 02 \end{array}$	$FP_{state} = \alpha^2 - 60 - 32 + FP_{state} = \alpha^2 - 60 - 32$
41	FP 62	_sfloat	-124-32 = 125 - 32 =	$FP_{state} = \alpha_{2}^{2} = 00^{-} 32^{-} + FP_{state} = \alpha_{2}^{2} = 00^{-} 32^{-} + FP_{state} = \alpha_{3}^{2} = 00^{-} 32^{-} + FP_{state} = 00^{-} - FP_{state} =$
40	FP = 63	_sfloat	$\begin{array}{rrr} 120 \\ 32 \end{array}$	-1.0 / FP 11 effort 74 32
49	FP = 64	_siloat_	$\begin{array}{rrrr} 120 \\ 32 \end{array} = \begin{array}{r} 127 \\ 32 \end{array}$	$1.0 / FP_{25}$ effort 88 32
50	FP_{65}	_siloat_	$\begin{array}{rrrr} 127 \\ 32 \end{array} = \begin{array}{r} 32 \end{array}$	-1.0 / -1.25 _siloat_00_52
51	FP_66	_siloat_	$\begin{array}{rrrr} 120 \\ 32 \end{array} = \begin{array}{r} 120 \\ 32 \end{array}$	$ FP stack _mx _ 12 / 48 - 32 * FP - 64 - sfloat _ 127 - 32 $
52	FP_{67}	_siloat_	$\begin{array}{rrr} 129 \\ 32 \end{array} = \begin{array}{r} 129 \\ 32 \end{array} = \begin{array}{r} 32 \end{array}$	F1 stack_my_12_46_52 \star F1_04_siloat_127_52
55	FP 68	_sfloat	-130 - 32 = 131 - 32 -	FP = 52 sfloat 115 32 * $FP = 65$ sfloat 128 32
04 EE	FP = 60	_sfloat	$\begin{array}{rrr} 131 \\ 32 \end{array}$	FP_{52} sfloat 115 32 * FP_{66} sfloat 120 32
55	FP_{70}	_sfloat	$\begin{array}{rrrr} 102 & 02 & - \\ 133 & 32 & - \end{array}$	FP_{52} sfloat 115 32 * FP_{67} sfloat 130 32
50	FP = 70	_sfloat	-130 - 32 = 134 - 32 -	FP_{53} sfloat 116 32 * FP_{65} sfloat 128 32
57	FP - 72	_sfloat	-134 - 32 = 135 - 32 = -135 - 32 = -135 - 32 = -135 - 32 = -135 - 325 = -135135 - 325 = -135135 = -135135135135135135135135135 = -135	FP_{56} sfloat 110 32 * FP_{65} sfloat 128 32
58	F1 - 72 - 73	_siloat_	130 32 = 136 32 =	$FI_{00} = 510at_{119} = 52 + FI_{00} = 510at_{120} = 52$
59	FI_{73}	_siloat_	$\begin{array}{rrrr} 130 \\ 37 \\ 37 \\ 32 \end{array}$	FP 72 effort 135 32 $FP 73$ effort 136 32
60	FI - 74 - 75	_siloat_	$\begin{array}{rrrr} 137 \\ 32 \end{array} = \begin{array}{r} 32 \end{array} = \begin{array}{r} 138 \\ 32 \end{array}$	$FI_{12} = FI_{13} = FI_{$
61	FI_{70}	_siloat_	130 32 =	$FI \text{ state} _{42} 00 _{52} * FI _{70} \text{ shoat} _{155} 52$
62	FP - 77	_sfloat	-139 - 32 = 140 - 32 =	FP_{50} sfloat 122 32 \star FP_65 sfloat 128 32
64	FP 78	_sfloat	-140 - 32 = 141 - 32 -	$FP_{-}76_{-}sfloat_{-}120_{-}32 + FP_{-}77_{-}sfloat_{-}120_{-}32$
04	FP_{70}	_siloat_	-141 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 - 32 = 142 - 32 -	FP_{53} effort 116 32 * FP_{56} effort 120 32
66	FP = 80	_sfloat	-142 - 32 = 1/3 - 32 = -1/3	$FP_{-70} = 510at_{-110} = 52 + FI_{-00} = 510at_{-120} = 52$
00	FP 81	_siloat_	-143 - 32 = 144 - 32 =	$FP_{78} = float_{142} = 32 + FI state_{42} = 00 = 52$
07	FP = 82	_siloat_	-144 - 32 = 145 - 32 =	FP_{53} effort 116 32 * FP_{67} effort 130 32
00	FP 83	_sfloat	$-140_{-02} = -146_{-02} = -14$	$FP = 82$ effort $145 = 32 \times FP$ to a 61 32
69	FD 84	_siloat_	-140 - 32 = 147 - 32 =	$FI_02_siloat_143_32 + FI_state_q3_01_32$
70	$FI_04_$	_siloat_	-147 - 32 = 148 - 32 = -148 - 32 = -148 - 32 = -148 - 32 = -148 - 32 = -148 - 32 = -148 - 328	$FT_01_{s10at}_{144}_{144}_{22} + FT_05_{s10at}_{140}_{140}_{22}$
71	FD 86	_siloat_	-140 - 32 = 140 - 32 =	$FI_0I_sII0at_124_52 * FI_05_sII0at_128_52$
12	FD 87	_sfloat	$149_{32} = 150_{32} =$	$FP_{62} = 62 \text{ sfloat} = 125 - 32 \text{ sfloat} = 126 - 32 sflo$
13	FD 80	_sfloat	150 32 =	FP_{86} sfloat 140 32 FP_{87} sfloat 150 22
14	FD 80	_sfloat	$151_{32} = 152_{32} =$	$FI_{00}_{100} = 143_{02} = FI_{01}_{100} = 100_{02}$
(5	FD 00	_sfloat	152 32 = 152 20	FT = 56 effort = 110 + 29 eff = 56 effort = 120 + 29 eff
16	FF_{90}	_snoat_	153 32 =	$FT_00_{SH0at}_{119}_{02} * FF_00_{SH0at}_{129}_{02} = FD_{00}_{sh0at}_{159}_{159}_{29} + FD_{00}_{sh0at}_{159}_{159}_{29}$
(()	FD 00	_sfloat	$154_{32} = 155_{32} =$	$FT_03_{510}at_{102}_{02} + FT_{90}_{510}at_{103}_{02} = FP_{510}at_{102}_{02} + FP_{70}_{02}_{02} + 122_{20}_{02}$
18	FD 02	_sfloat	156 22 =	FP 01 effort 154 29 FD 09 effort 155 29
79	FF 95	Snoat	100 32 =	-11 31 SHUat 134 32 - FF 32 SHUat 133 32

80	$FP_94_sfloat_157_32 = FPstate_q2_60_32 * FP_71_sfloat_134_32$
81	FP^-95 sfloat 158^-32 = FP^-93 sfloat 156^-32 + FP^-94 sfloat 157^-32
82	FP_{96} sfloat $159_{32} = FP_{59}$ sfloat $122_{32} * FP_{66}$ sfloat 129_{32}
83	FP_{97} sfloat 160 32 = FP_{95} sfloat 158 32 - FP_{96} sfloat 159 32
84	$FP_{-}98_{-}$ sfloat_161_32 = $FP_{-}61_{-}$ sfloat_124_32 * $FP_{-}66_{-}$ sfloat_129_32
95	FP = 90 sfloat $162 = 32 - FP = 97$ sfloat $160 = 32 + FP = 98$ sfloat $161 = 32$
00	$ \begin{array}{c} \text{FP} 100 \text{sfloat} 163 32 \text{FP} 54 \text{sfloat} 117 32 \text{sFP} 67 \text{sfloat} 130 32 \\ \end{array} $
00	$ \begin{array}{c} \text{FP} 100 \ \text{shoat} \ 105 \ 52 \ = \ \text{FP} \ 100 \ \text{shoat} \ 117 \ 52 \ \text{*} \ \text{FI} \ 07 \ \text{shoat} \ 150 \ 52 \ \text{FP} \ 100 \ 52 \ \text{FP} \ 101 \ \text{shoat} \ 164 \ 32 \ \text{FP} \ 100 \ \text{shoat} \ 163 \ 32 \ \text{*} \ \text{FD} \ \text{shoat} \ 130 \ 52 \ \text{FP} \ 100\$
87	$FI _101 _510at _104 _52 = FI _100 _510at _105 _52 * FI 5tate _45 _01 _52$
88	$FP_102_SH0at_105_52 = FP_99_SH0at_102_52 + FP_101_SH0at_104_52$ $FD_102_sH_{act}=166_22 = FP_99_SH0at=125_22 + FP_101_SH0at=104_52$
89	$\frac{FP_{-103}_{-100} \text{ shoat}_{-100}_{-32} = \frac{FP_{-02}_{-510} \text{ shoat}_{-123}_{-32} + \frac{FP_{-00}_{-510} \text{ shoat}_{-129}_{-32}_{-32}}{FP_{-100}_{-100} \text{ cm}_{-100} + \frac{1}{100} \text{ cm}_{-100} + \frac{1}$
90	$\frac{FP_{-104} \text{ siloat}_{-107} 107_{-32} = FP_{-102} \text{ siloat}_{-105} 105_{-32} - FP_{-103} \text{ siloat}_{-100} 106_{-32}}{FP_{-104} \text{ siloat}_{-100} 106_{-32}}$
91	FP_{105} stloat $168_{32} = FP_{88}$ stloat $151_{32} * FP_{88}$ stloat 151_{32}
92	$FP_{106}_{sfloat}_{169}_{32} = FP_{104}_{sfloat}_{167}_{32} * FP_{104}_{sfloat}_{167}_{32}$
93	$FP_107_sfloat_170_32 = FP_105_sfloat_168_32 + FP_106_sfloat_169_32$
94	FP_{108} sfloat_171_64 = FP_{107} sfloat_170_32
95	$FP_111_sfloat_174_64 = (FP_108_sfloat_171_64) ** (1.0/2.0)$
96	$FP_{114}sfloat_{177}32 = FP_{111}sfloat_{174}64$
97	$FP_{116}_{sfloat}_{179}_{32} = (-FP_{68}_{sfloat}_{131}_{32}) * FP_{state}_{q2}_{60}_{32}$
98	$FP_117_sfloat_180_32 = FPstate_q1_59_32 * FP_69_sfloat_132_32$
99	$FP_118_sfloat_181_32 = FP_116_sfloat_179_32 + FP_117_sfloat_180_32$
100	FP 119 sfloat 182 32 = FP 56 sfloat 119 32 * FP 67 sfloat 130 32
101	FP 120 sfloat 183 32 = FP 118 sfloat 181 32 + FP 119 sfloat 182 32
102	FP 121 sfloat $184 32 = FP$ state $q3 61 32 * FP 71$ sfloat $134 32$
103	FP 122 sfloat 185 32 = FP 120 sfloat 183 32 + FP 121 sfloat 184 32
104	FP 123 sfloat $186 32 = FP 59$ sfloat $122 32 * FP 67$ sfloat $130 32$
105	FP_{124} sfloat $187_{32} = FP_{122}$ sfloat $185_{32} - FP_{123}$ sfloat 186_{32}
106	FP_{125} sfloat 188 32 = FP_{54} sfloat 117 32 * FP_{66} sfloat 129 32
107	FP = 126 sfloat 189 32 = FP = 125 sfloat 188 32 * FP state 361 32
108	FP = 127 sfloat = 190 32 = FP = 124 sfloat = 187 32 + FP = 126 sfloat = 189 32
109	FP = 128 sfloat 191 = 32 FP 61 sfloat 124 = 32 sfloat 130 = 32
110	FP = 129 sfloat 192 32 = FP = 127 sfloat 190 = 32 - FP = 128 sfloat 191 = 32
111	FP = 130 sfloat 193 32 = FP = 62 sfloat 125 32 * FP = 67 sfloat 130 32
112	FP_{131} sfloat 194 32 = FP_{129} sfloat 192 32 + FP_{130} sfloat 193 32
112	FP_{132} sfloat 195 $32 = FP_{131}$ sfloat 194 $32 + FP_{131}$ sfloat 194 32
114	FP_{133} sfloat 196 32 - FP_{60} sfloat 193 32 + FP_{60} sfloat 193 32
115	$FP = 134 \text{ sfloat} = 107 - 32 - FP \text{ state} = a^2 - 60 - 32 + FP - 52 \text{ sfloat} = 115 - 32$
110	$ \begin{array}{c} \text{FP} 135 \text{ sfloat} 108 32 \text{ - FP} 133 \text{ sfloat} 106 32 \text{ - FP} 134 \text{ sfloat} 107 32 \end{array} $
110	$FI_{155}_{150} = FI_{155}_{150} = FI_{$
110	FI = 150 = 510at = 155 = 52 = FI = 16g = ax = 10 = 0 = 52 + FI = 05 = 510at = 120 = 52 FD = 137 = sfloat = 200 = 32 = FD = 135 = sfloat = 108 = 32 = FD = 136 = sfloat = 100 = 32
110	$ \begin{array}{c} \text{FP} 131 \text{shoat} 200 52 \text{FP} 135 \text{shoat} 155 52 \text{FP} 54 \text{sfloat} 117 32 \\ \text{FP} 138 \text{sfloat} 201 32 \text{FP} \text{state} \alpha^3 61 32 \text{s} \text{FP} 54 \text{sfloat} 117 32 \\ \text{FP} 138 \text{sfloat} 201 32 \text{FP} 138 \text{sfloat} 117 32 \\ \text{FP} 138 \text{sfloat} 201 32 \text{FP} 138 \text{sfloat} 117 32 \\ \text{FP} 138 13$
119	$FI_150_sinoat_201_52 = FI_state_q5_01_52 * FI_54_sinoat_117_52$ $FD_120_sfloat_202_22 = FD_57_sfloat_120_22 + FD_57_sfloat_120_22$
120	$FI_159_510at_202_52 = FI_57_510at_120_52 + FI_57_510at_120_52$ $FD_140_{afloat} 202_22 = FD_128_{afloat} 201_22 + FD_120_{afloat} 202_22$
121	$F1_140_{sh0at}_{205}_{205}_{32} = F1_{156}_{sh0at}_{201}_{201}_{32} + F1_{159}_{sh0at}_{202}_{32}$
122	$FF_141_SH0at_204_32 = FF1eg_ay_11_1_32 * FF_03_SH0at_120_32$
123	$FP_142_shoat_205_52 = FP_140_shoat_205_52 - FP_141_shoat_204_52$ $FD_142_shoat_206_22 = FP_140_shoat_205_52 - FP_141_shoat_204_52$
124	$\frac{FP_{143}_{100}}{FP_{144}_{10}} = \frac{FP_{143}_{100}}{FP_{144}_{100}} = \frac{FP_{143}_{100}}{FP_{144}_{1$
125	$\frac{FP_{-144} \text{ siloat } 207_{-32} = 0.5 - FP_{-01} \text{ siloat } 124_{-32}$
126	$\frac{FP_{145} \text{ sfloat}_{208} 208_{32} = \frac{FP_{144} \text{ sfloat}_{207} 207_{32} - \frac{FP_{02} \text{ sfloat}_{125} 202_{32}}{FP_{144} \text{ sfloat}_{207} 202_{32} - \frac{FP_{02} \text{ sfloat}_{125} 202_{32}}{FP_{014} \text{ sfloat}_{125} 202_{32} - \frac{FP_{014} \text{ sfloat}_{125} 202_{32} - \frac{FP_{014} \text{ sfloat}_{125} 202_{32}}{FP_{014} 202_{32$
127	$FP_146_stloat_209_32 = FP_145_stloat_208_32 * FP_114_stloat_177_32$
128	$FP_147_sfloat_210_32 = FP_60_sfloat_123_32 - FP_58_sfloat_121_32$
129	$FP_{148} = 148 = 11232 = FP_{147} = 11232 = FP_{1$
130	$FP_149_stloat_212_32 = FP_146_stloat_209_32 + FP_148_stloat_211_32$
131	FP_{150} sfloat 213_32 = FP_{149} sfloat 212_32 - FP_{65} sfloat 128_32
132	$FP_{151} = sfloat_{214} = FPstate_{q1} = 59_{32} * FP_{131} = sfloat_{194} = 32$
133	$FP_{152}_sfloat_{215}_32 = FPstate_{q1}_59_32 * FPstate_{q2}_60_32$
134	$FP_153_sfloat_216_32 = FPstate_q0 58 32 * FPstate_q3 61 32$

135	FP_154_sfloat	$217_{32} =$	FP_{152} sfloat 215_{32} - FP_{153} sfloat 216_{32}
136	FP_155_sfloat	$218_{32} =$	FP_{154} sfloat_217_32 * FP_{114} sfloat_177_32
137	FP_156_sfloat	$219_{32} =$	$FPstate_q2_60_32 * FPstate_q3_61_32$
138	FP_157_sfloat	$220_{32} =$	FP_{156} sfloat_219_32 + FP_{57} sfloat_120_32
139	FP_158_sfloat	$221_{32} =$	FP_157_sfloat_220_32 * FP_131_sfloat_194_32
140	FP_159_sfloat	$222_{32} =$	FP_{155} sfloat $_{218}$ 32 + FP_{158} sfloat $_{221}$ 32
141	FP_160_sfloat	$223_{32} =$	FP_{159} sfloat $222_{32} - FP_{66}$ sfloat 129_{32}
142	FP 161 sfloat	$224^{-}32 =$	FPstate q2 60 32 * FP 114 sfloat 177 32
143	FP 162 sfloat	225 32 =	$0.5 - \overline{\mathrm{FP}}$ 59 sfloat 122 32
144	FP 163 sfloat	226 32 =	$FP 162 \text{ sfloat } 225 \overline{32} - FP 61 \text{ sfloat } 124 32$
145	FP 164 sfloat	22732 =	FP_{163} sfloat 226_{32} * FP_{131} sfloat 194_{32}
146	FP 165 sfloat	22832 =	FP 58 sfloat 121 32 + FP 60 sfloat 123 32
147	FP 166 sfloat	229 32 =	FP 165 sfloat 228 32 * FP 114 sfloat 177 32
148	FP 167 sfloat	$230^{-}32 =$	FP_{164} sfloat 227_{32} + FP_{166} sfloat 229_{32}
149	FP 168 sfloat	231 32 =	FP_{167} sfloat 230_{32} - FP_{67} sfloat 130_{32}
150	FP 169 sfloat	232 32 =	$(-\overline{FP} 5\overline{4} \text{sfloat} 11\overline{7} 32) * \overline{FP} \overline{137} \text{sfloat} \overline{200} 32$
151	FP 170 sfloat	233332 =	FP 53 sfloat 116 $3\overline{2}$ * FP 142 sfloat 205 32
152	FP 171 sfloat	$234 \ 32 =$	FP_{169} sfloat 232 32 + FP_{170} sfloat 233 32
153	FP 172 sfloat	235 32 =	FP = 143 sfloat 206 32 * $FP = 150$ sfloat 213 32
154	FP 173 sfloat	$-\frac{236}{32} = -\frac{32}{32} = -\frac{32}{32}$	FP = 171 sfloat 234 32 - FP = 172 sfloat 235 32
155	FP 174 sfloat	237 32 =	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
156	FP 175 sfloat	238 32 =	FP 174 sfloat 237 $32 + FP$ 151 sfloat 214 32
157	FP 176 sfloat	239 32 =	FP 175 sfloat 238 32 * FP 160 sfloat 223 32
158	FP 177 sfloat	$240 \ 32 =$	FP_{173} sfloat 236 32 + FP_{176} sfloat 239 32
159	FP 178 sfloat	$241 \ 32 =$	FP = 161 sfloat 224 32 s FP = 168 sfloat 231 32
160	FP 179 sfloat	$242 \ 32 =$	$FP_{177} = 101_{101} = 102_{$
161	FP 180 sfloat	$243 \ 32 =$	FP_{59} sfloat 122 32 + FP_{59} sfloat 122 32
162	FP 181 sfloat	244 32 =	10 - FP 180 sfloat 243 32
163	FP 182 sfloat	245 32 =	FP 61 sfloat 124 $32 + FP$ 61 sfloat 124 32
164	FP 183 sfloat	$246 \ 32 =$	FP = 181 sfloat 244 32 - FP = 182 sfloat 245 32
165	FP 184 sfloat	247 32 =	FPreg az r2 2 32 * FP 63 sfloat 126 32
166	FP 185 sfloat	248 32 =	FP 183 sfloat 246 $32 - FP$ 184 sfloat 247 32
167	FP 186 sfloat	249 32 =	FPstate $\alpha_3 = 61 - 32 + FP + 131 - 510 -$
168	FP 187 sfloat	$250 \ 32 =$	$FP_{state} = 0.58 \ 32 \ * FP \ 131 \ sfloat \ 194 \ 32$
169	FP 188 sfloat	251 32 =	FP 55 sfloat 118 $32 * FP$ 137 sfloat 200 32
170	FP 189 sfloat	252 32 =	FP_{52} sfloat 115 32 * FP_{142} sfloat 205 32
171	FP 190 sfloat	253 32 =	FP 188 sfloat 251 $32 + FP$ 189 sfloat 252 32
172	FP 191 sfloat	254 32 =	$\frac{112}{100} = \frac{100}{100} = $
173	FP 192 sfloat	255 32 =	FP 191 sfloat 254 $32 *$ FP 185 sfloat 248 32
174	FP 193 sfloat	$256 \ 32 =$	FP = 190 sfloat = 253 32 - FP = 192 sfloat = 255 32
175	FP 194 sfloat	257 32 =	FP 150 sfloat 213 32 * FP 186 sfloat 249 32
176	FP 195 sfloat	258 32 =	FP = 193 sfloat 256 32 + FP = 194 sfloat 257 32
177	FP 196 sfloat	259 32 =	FP = 161 sfloat 224 32 + FP = 187 sfloat 250 32
178	FP 197 sfloat	$260 \ 32 =$	$FP_{196} = 101_{101} = 100_{101} = 100_{$
170	FP 198 sfloat	$261 \ 32 =$	FP_{195} sfloat 258 32 + FP_{197} sfloat 260 32
180	FP 199 sfloat	$262 \ 32 =$	$\begin{array}{c} \text{FPstate } \text{o3} 61 32 * \text{FP} 114 \text{sfloat} 177 32 \end{array}$
191	FP 200 sfloat	262 - 52 = 263 - 263 - 32 = 263 - 32 = 200 - 2	$\frac{115}{1000} = \frac{100}{100} =$
101	$FP = 200 _ sfloat$	263 - 32 = 264 - 32 = 264	$FP = 109 \text{ sfloat} = 262 \text{ s}^2 = FP = 200 \text{ sfloat} = 263 32$
183	FP = 202 sfloat	265 32 =	FP = 201 sfloat = 264 = 32 sfloat = 205 s
18/	FP_{202} sfloat	266 32 =	FP = 198 sfloat = 261 = 32 + FP = 202 sfloat = 265 = 32
185	$FP = 200 _ silvat$	267 32 =	FP 114 sfloat 177 $32 + FP$ 114 sfloat 177 32
186	$FP = 204 _ silvat$	268 32 =	$FP_{state} = a1 - 59 - 32 + FP - 114 - sfloat - 177 - 32$
100	$FP = 200 _ silvat$	260 - 32 = 260 - 32 = 260 - 32 = 200 - 32 = 200 - 32 = 200 - 320 - 320 = 200 - 320	(-FP 52 efloat 115 32) * FP 137 efloat 200 32
189	$FP = 200 _ siloat$	270 32 =	FP 55 sfloat 118 32 * FP 142 sfloat 205 32
180	FP = 208 sfloat	$270_{-}32_{-}$	FP = 206 sfloat = 269 = 32 + FP = 207 sfloat = 270 = 32
103	1 2 00 bii0at		

190	FP 209 sfloat 272 $\mathrm{32}$ = $\mathrm{FP}\mathrm{state}$ q2 60 32 * 4.0
191	FP_{210} sfloat 273_{32} = FP_{209} sfloat 272_{32} * FP_{185} sfloat 248_{32}
192	FP_{211} sfloat $274_{32} = FP_{208}$ sfloat $271_{32} - FP_{210}$ sfloat 273_{32}
193	FP_{212} sfloat $275_{32} = FPstate q_{2} 60_{32} * (-FP_{204} sfloat 267 32)$
194	FP_{213} sfloat $276_{32} = FP_{212}$ sfloat $275_{32} - FP_{187}$ sfloat 250_{32}
195	FP_{214} sfloat $277_{32} = FP_{213}$ sfloat $276_{32} * FP_{150}$ sfloat 213_{32}
196	FP_{215} sfloat 278 32 = FP_{211} sfloat 274 32 + FP_{214} sfloat 277 32
197	FP = 216 sfloat = 279 32 = FP = 186 sfloat = 249 32 + FP = 205 sfloat = 268 32
198	FP_{217} sfloat 280 32 = FP_{216} sfloat 279 32 * FP_{160} sfloat 223 32
199	FP_{218} sfloat 281 32 = FP_{215} sfloat 278 32 + FP_{217} sfloat 280 32
200	FP = 219 sfloat = 282 32 = FP state = 00 58 32 FP = 114 sfloat = 177 32
200	$FP = 220 \text{ sfloat} = 283 32 = FP \text{ state} = \alpha^2 - 60 - 32 * FP = 132 \text{ sfloat} = 195 - 32$
202	FP = 221 sfloat $284 = 32 = FP = 219$ sfloat $282 = 32 - FP = 220$ sfloat $283 = 32$
202	FP_{222} sfloat 285 32 = FP_{221} sfloat 284 32 * FP_{168} sfloat 231 32
203	FP = 222 sfloat = 286 32 = FP = 218 sfloat = 281 32 + FP = 222 sfloat = 285 32
204	FP = 224 sfloat $287 = 32 - FP = 53$ sfloat $116 = 32 + FP = 137$ sfloat $200 = 32$
205	FP = 225 sfloat = 288 32 = FP = 54 sfloat = 117 = 32 * FP = 142 sfloat = 205 = 32
200	FP = 225 = sfloat = 280 = 32 = FP = 224 = sfloat = 287 = 32 + FP = 225 = sfloat = 288 = 32
207	$FI _ 220 _ siloat _ 205 _ 52 = FI _ 224 _ siloat _ 207 _ 52 + FI _ 225 _ siloat _ 205 _ 52 = FP = 207 _ sfloat _ 200 _ 32 = FP = state _ a3 _ 61 _ 32 * (FP = 204 _ sfloat = 267 _ 32)$
208	$FT _ 227 _ site t _ 250 _ 52 = FT state _ 45 _ 01 _ 52 * (-FT _ 204 _ site t _ 201 _ 52)$ $FP = 228 _ sfloat = 201 _ 32 = FP = 227 _ sfloat = 200 _ 32 + FP = 151 _ sfloat = 214 _ 32$
209	$FI _ 226 _ siloat _ 291 _ 52 = FI _ 221 _ siloat _ 290 _ 52 + FI _ 151 _ siloat _ 214 _ 52 = FP _ 220 _ sfloat _ 202 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 214 _ 52 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 228 _ sfloat _ 201 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 328 _ sfloat _ 301 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 328 _ sfloat _ 301 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 328 _ sfloat _ 301 _ 32 _ * FP _ 150 _ sfloat _ 213 _ 32 = FP _ 328 _ sfloat _ 301 _ 32 _ * FP _ 302 _ sfloat _ 301 _ 32 _ * FP _ 302 _ sfloat _ 301 _ 32 _ * FP _ 302 _ 30 = FP _ 302 _ sfloat _ 301 _ 30 _ * FP _ 302 _ 30 = FP _ 302 _ sfloat _ 301 _ 30 _ * FP _ 302 _ 30 = FP _ 302 _ $FP _ 301 _ 30 _ $FP _ 300 _ 30 = FP _ 300 _ $FP _ 300 _$
210	$FI _ 225 _ Siloat _ 252 _ 52 = FI _ 225 _ Siloat _ 251 _ 52 + FI _ 150 _ Siloat _ 215 _ 52 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 202 _ 32 = FD = 226 _ sfloat = 280 _ 32 + FD = 220 _ sfloat = 280 _ 32 = FD = 280 _ $
211	$FI _ 250 _ siloat _ 255 _ 52 = FI _ 220 _ siloat _ 265 _ 52 + FI _ 225 _ siloat _ 252 _ 52 = FD = 231 _ effort = 204 = 29 = FD = tata = a0 = 58 = 29 + (FD = 114 _ effort = 177 = 29)$
212	$FI_23I_510at_234_32 = FI_5tate_{q0_30_32} * (-FI_114_510at_177_32)$ FD_232 affect 205 22 = FD_231 affect 204 22 + FD_142 affect 206 22
213	$FI_232_siloat_295_32 = FI_231_siloat_294_32 + FI_145_siloat_200_32$ $FD_222_sfloat_206_22 = FD_222_sfloat_205_22 + FD_160_sfloat_222 + 222_22$
214	FF_{233} Siloat 290 32 = FF_{232} Siloat 293 32 * FF_{100} Siloat 223 32 FD_{224} after 207 22 = FD_{220} after 202 22 + FD_{222} after 206 22
215	$FF_234_stituat_297_52 = FF_230_stituat_295_52 + FF_255_stituat_290_52$ $FD_225_sfloat_200_22 = FD_160_sfloat_221_22 + FD_205_sfloat_260_22$
216	$FP_235_sfloat_298_32 = FP_108_sfloat_231_32 * FP_205_sfloat_208_32$ $FP_235_sfloat_208_32 = FP_108_sfloat_207_29 + FP_205_sfloat_208_32$
217	$FP_{230} = SII0at_{299} = 32 = FP_{234} = SII0at_{297} = 32 + FP_{235} = SII0at_{298} = 32$ $FD_{237} = SII0at_{299} = 32 = FP_{234} = SII0at_{297} = 32 + FP_{235} = SII0at_{298} = 32$
218	$FP_237_siloat_300_32 = FP_179_siloat_242_32 * FP_179_siloat_242_32$ $FD_239_siloat_201_20 = FP_202_siloat_242_32 * FP_202_siloat_242_32$
219	$FP_238_s110at_301_52 = FP_205_s110at_200_52 * FP_205_s110at_200_52$ $FD_220_sfloat_202_22 = FP_2027_sfloat_200_22 + FP_228_sfloat_201_22$
220	$FF_239_8110at_302_32 = FF_237_8110at_300_32 + FF_236_8110at_301_32$ $FD_240_8float_202_22 = FD_222_8float_396_22 + FD_222_8float_396_22$
221	$FF_240_S110at_303_32 = FF_223_S110at_200_32 * FF_223_S110at_200_32$ $FD_241_sfloat=204_20_=FD_220_sfloat=202_22 + FD_240_sfloat=202_22$
222	$FF_241_{sll0at_304_32} = FF_239_{sll0at_302_32} + FF_240_{sll0at_303_32}$
223	$FF_242_SH0at_305_32 = FF_230_SH0at_299_32 * FF_230_SH0at_299_32$ $FD_242_sfloat=206_22 = FD_241_sfloat=204_22 + FD_242_sfloat=205_22$
224	$Fr_243_{siloat_{300}_{32}} = Fr_241_{siloat_{304}_{32}} = 504_{32} + Fr_242_{siloat_{303}_{32}} = 505_{32}$
225	$FP_244_SII0at_307_04 = FP_243_SII0at_300_32$ $FD_244_SII0at_210_64_(FD_2444_sII0at_205_64)_(1,0/2,0)$
226	$\frac{FP_247_s110at_310_04}{EP_244} = \frac{FP_244_s110at_307_04}{FP_244} ** (1.0/2.0)$
227	$FP_250_SII0at_313_32 = FP_247_SII0at_310_04$ $FD_252_sfloat=215_22 = 1.0 / FD_250_sfloat=212=22$
228	$FP_202_siloat_310_32 = 1.0 / FP_200_siloat_315_32$ $FD_202_siloat_310_20 = (FD_5555_52) + FD_24_siloat_07_20$
229	FP_{255} shoat $_{310}$ $_{52} = (-FPstate_{q1}_{59}_{52}) * FP_{34}_{shoat_{97}_{52}}$
230	$FP_254_SH0at_317_52 = FPState_{2}00_52 * FP_42_SH0at_105_52$ $FD_257_SH0at_218_20 = FD_252_SH0at_216_20 = FD_254_SH0at_105_52$
231	$FP_{255} = SII0at_{318} = 32 = FP_{255} = SII0at_{310} = 32 - FP_{254} = SII0at_{317} = 32$
232	$FP_250_siloat_319_32 = FPstate_q3_01_32 * FP_50_siloat_113_32$
233	$FP_{257} = SIIoat_{320} = 32 = FP_{255} = SIIoat_{318} = 32 - FP_{250} = SIIoat_{319} = 32$
234	$FP_{258} siloat_{321} 32 = FP_{257} siloat_{320} 32 * 0.5$
235	$FP_{259}_{510at}_{522}_{522}_{52} = FP_{179}_{510at}_{242}_{52}_{52} * FP_{252}_{510at}_{515}_{515}_{52}$
236	$FP_260_sfloat_323_32 = FP_259_sfloat_322_32 * FPstate_beta_5b_32$
237	$FP_2b1_stloat_324_32 = FP_2b8_stloat_321_32 - FP_2b0_stloat_323_32$
238	$FP_202_siloat_325_32 = FP_201_siloat_324_32 * FPstate_deltat_57_32$
239	$FP_{203}_{siloat_{320}_{32}} = FP_{202}_{siloat_{325}_{32}} + FP_{state_{q0}_{58}_{32}} = FP_{202}_{siloat_{325}_{32}} + FP_{202}_{siloat_{325}_{32}} = FP_{202}_{siloat_{325}_{32}} + FP_{202}_{siloat_{325}_{325}_{32}} + FP_{202}_{siloat_{325}_{325}_{32}} + FP_{202}_{siloat_{325}_{325}_{32}} = FP_{202}_{siloat_{325}$
240	$FP_204_stloat_327_32 = FPstate_q0_58_32 * FP_34_stloat_97_32$
241	$FP_{205}_{stloat}_{328}_{32} = FP_{state}_{q2}_{60}_{32} * FP_{50}_{stloat}_{113}_{13}_{32}$
242	$FP_{200} = 10at_{329} = 32 = FP_{264} = 10at_{327} = 32 + FP_{265} = 10at_{328} = 32$
243	$FP_267_stloat_330_32 = FPstate_q3_61_32 * FP_42_stloat_105_32$
244	FP 268 sfloat 331 32 = FP 266 sfloat 329 32 - FP 267 sfloat 330 32

245	${ m FP}_{269} { m sfloat}_{332} { m _32} { m _32} = { m FP}_{268} { m sfloat}_{331} { m _32} * 0.5$	
246	FP_270 sfloat $333_32 = FP_203$ sfloat $266_32 * FP_252$ sfloat 315_3	2
247	FP 271 sfloat 334 32 = FP 270 sfloat 333 32 * FP state beta 56 32	
248	FP 272 sfloat $335 32 = FP 269$ sfloat $332 32 - FP 271$ sfloat $334 3$	2
249	FP_{273} sfloat 336 32 = FP_{272} sfloat 335 32 * FP state deltat 57 3	2
250	FP = 274 sfloat $337 = 32 = FP = 273$ sfloat $336 = 32 + FP$ state $a1 = 59 = 32$	
250	$FP_{275} = 6f_{275} = 338_{27} = FP_{515} = 60_{275} = 51000_{-02} + 115000_{-02} = 105_{-02}$	
251	F1 = 275 = S10at = 356 = 52 = F1 = State = q0 = 56 = 52 + F1 = 42 = S10at = 105 = 52 FD = 976 = sfloat = 220 = 22 = FD = tate = s1 = 50 = 25 + F1 = 42 = S10at = 112 = 22	
252	$\Gamma = 270 = \text{SHOat} = 359 = 32 = \Gamma \text{Frate} = 41 = 59 = 52 * \Gamma = 50 = \text{SHOat} = 115 = 52$	0
253	$FP_{277} = SIIoat_{340} = SI_{75} = FP_{275} = SIIoat_{338} = SZ_{75} = FP_{276} = SIIoat_{339} = SZ_{75} = SIIoat_{75} = SIIo$	2
254	$FP_278_stloat_341_32 = FPstate_q3_61_32 * FP_34_stloat_97_32$	~
255	$FP_279_sfloat_342_32 = FP_277_sfloat_340_32 + FP_278_sfloat_341_3$	2
256	$\mathrm{FP}_280_\mathrm{sfloat}_343_32\ =\ \mathrm{FP}_279_\mathrm{sfloat}_342_32\ *\ 0.5$	
257	$FP_{281}_{sfloat}_{344}_{32} = FP_{223}_{sfloat}_{286}_{32} * FP_{252}_{sfloat}_{315}_{315}$	2
258	FP 282 sfloat 345 32 = FP 281 sfloat 344 32 $*$ FP state beta 56 32	
259	FP_{283} sfloat $346_{32} = FP_{280}$ sfloat $343_{32} - FP_{282}$ sfloat 345_{34}	2
260	FP_{284} sfloat $347_{32} = FP_{283}$ sfloat 346_{32} * FP state deltat 57_{3}	2
261	$FP = 285 \text{ sfloat} = 348 + 32 - FP = 284 \text{ sfloat} = 347 + 32 + FP \text{state} = a^2 - 60 + 32$	
201	$FD_{200} = 510at_{-}00 = 52 = F1_{-}204_{-}00at_{-}047_{-}02 + F1_{-}02t_{-}01_{-}02t_{-}01_{-}02t_{-}01_{$	
262	$FI _ 200 _ SH0at _ 349 _ 52 = FI _ State _ 40 _ 50 _ 52 * FI _ 50 _ SH0at _ 115 _ 52$ $FD = 207 _ sfloat = 250 _ 20 = FD _ tate = s1 _ 50 _ 20 = FD _ 40 _ sfloat = 105 _ 20$	
263	$FP_{287} = 10at_{350} = 32 = FPstate_{139} = 32 * FP_{42} = 10at_{109} = 32$	0
264	$FP_288_stloat_351_32 = FP_286_stloat_349_32 + FP_287_stloat_350_3$	2
265	$FP_289_sfloat_352_32 = FPstate_q2_60_32 * FP_34_sfloat_97_32$	
266	$FP_290_sfloat_353_32 = FP_288_sfloat_351_32 - FP_289_sfloat_352_3$	2
267	$\mathrm{FP}_{291}\mathrm{sfloat}_{354}\mathrm{_{32}} = \mathrm{FP}_{290}\mathrm{_{sfloat}}_{353}\mathrm{_{32}} * 0.5$	
268	${ m FP}$ 292 sfloat 355 32 $=$ ${ m FP}$ 236 sfloat 299 32 $*$ ${ m FP}$ 252 sfloat 315 3	2
269	FP 293 sfloat $356 32 = FP 292$ sfloat $355 32 * FP$ state beta $56 32$	
270	FP_{294} sfloat $357_{32} = FP_{291}$ sfloat $354_{32} - FP_{293}$ sfloat 356_{33}	2
271	FP_{295} sfloat 358 32 = FP_{294} sfloat 357 32 * FP state deltat 57 3	2
271	$FP_{200} = 510at_{200} = 02 = 11 - 201_{201} = 510at_{200} = 02 = 1150at_{201} = 01$	-
212	$FD_{200} = 10at_{200} = 11_{200} = 11_{200} = 10at_{200} = 10at_{200} = 11_{200} = 10at_{200} $	9
273	$FI _297 _{siloat} _{500} _{52} - FI _205 _{siloat} _520 _{52} * FI _205 _{siloat} _520 _5$	2
274	$FF_{296} = SII0at_{501} = 52 = FF_{214} = SII0at_{551} = 52 * FF_{214} = SII0at_{551} = 57 = 57$	2
275	$FP_{299} = SIIoat_{302} = FP_{297} = SIIoat_{300} = 32 + FP_{298} = SIIoat_{301} = 3$	2
276	FP_{300} stloat $363_{32} = FP_{285}$ stloat $348_{32} * FP_{285}$ stloat 348_{33}	2
277	$FP_301_sfloat_364_32 = FP_299_sfloat_362_32 + FP_300_sfloat_363_3$	2
278	$FP_{302}_{sfloat}_{365}_{32} = FP_{296}_{sfloat}_{359}_{32} * FP_{296}_{sfloat}_{359}_{32}$	2
279	$FP_{303}_{sfloat}_{366}_{32} = FP_{301}_{sfloat}_{364}_{32} + FP_{302}_{sfloat}_{365}_{35}$	2
280	FP 304 sfloat 367 64 = FP 303 sfloat 366 32	
281	FP_{307} sfloat $370_{64} = (FP_{304} \text{ sfloat } 367_{64}) ** (1.0/2.0)$	
282	FP_{310} sfloat $373_{32} = FP_{307}$ sfloat 370_{64}	
283	FP_{312} sfloat $375_{32} = 1.0 / FP_{310}$ sfloat 373_{32}	
200	FP_{212} sfloat $376_{22} - FP_{262}$ sfloat $326_{22} + FP_{212}$ sfloat 375_{23}	2
284	$FI_{010} = 510at_{010} = 520 = 510at_{020} = 510at_{020} = 520 = 520 = 520 = 510at_{020} = 510at_{$	2
285	$FP_{514} = 510at_{577} = 52 = FP_{274} = 510at_{557} = 52 * FP_{512} = 510at_{575} = 52$	2
286	$FP_{315}_{sfloat}_{378}_{32} = FP_{285}_{sfloat}_{348}_{32} * FP_{312}_{sfloat}_{375}_{33}$	2
287	$FP_{316}_{sfloat}_{379}_{32} = FP_{296}_{sfloat}_{359}_{32} * FP_{312}_{sfloat}_{375}_{375}_{375}$	2
288	$FP_{317}_{sfloat}_{380}_{32} = FP_{314}_{sfloat}_{377}_{32} * FP_{316}_{sfloat}_{379}_{379}_{379}$	2
289	$FP_{318}_{sfloat}_{381}_{32} = FP_{313}_{sfloat}_{376}_{32} * FP_{315}_{sfloat}_{378}_{378}_{33}$	2
290	${ m FP}$ 319 sfloat 382 32 $={ m FP}$ 317 sfloat 380 32 $-{ m FP}$ 318 sfloat 381 3	2
291	FP_{320} sfloat $383_{32} = FP_{319}$ sfloat $382_{32} + FP_{319}$ sfloat 382_{32}	2
292	FP_{321} sfloat $384_{64} = FP_{320}$ sfloat 383_{32}	
293	FP_{324} sfloat 387 64 = math. asin (FP_{321} sfloat 384 64)	
2004	FP_{327} sfloat 300 64 - FP_{324} sfloat 387 64 \pm 180 0	
294	FD = 230 afloat $202 - 64 - FD = 297$ afloat $200 - 64 - 7 = 1.41500652500702$	
295	$r_{1} = 350 = s_{10}at = 353 = 04 = r_{1} = 327 = s_{10}at = 390 = 04 / 3.141392033389793$	
296	$r_{2} = 355 = siloat = 390 = 52 = r_{2} = 550 = siloat = 395 = 64$	0
297	$FP_{335}_{stloat}_{398}_{32} = FP_{313}_{stloat}_{376}_{32} * FP_{313}_{stloat}_{376}_{376}_{33}$	2
298	$FP_{336_sfloat_399_32} = FP_{314_sfloat_377_32} * FP_{314_sfloat_377_3}$	2
299	FP 337 sfloat 400 $32 = FP$ 335 sfloat 398 $32 - FP$ 336 sfloat 399 3	2

300	$FP_{338}_{sfloat}_{401}_{32} = FP_{315}_{sfloat}_{378}_{32} * FP_{315}_{sfloat}_{378}_{33}$	2
301	$FP_{339}_{sfloat}_{402}_{32} = FP_{337}_{sfloat}_{400}_{32} - FP_{338}_{sfloat}_{401}_{32}$	2
302	$FP_340_sfloat_403_32 = FP_316_sfloat_379_32 * FP_316_sfloat_379_33$	2
303	$FP_341_sfloat_404_32 = FP_339_sfloat_402_32 + FP_340_sfloat_403_33$	2
304	FP_{342} _sfloat_ $405_{64} = \mathrm{FP}_{341}$ _sfloat_ 404_{32}	
305	$FP_345_sfloat_408_32 = FP_313_sfloat_376_32 * FP_314_sfloat_377_33$	2
306	FP 346 sfloat 409 32 = FP 315 sfloat 378 32 $*$ FP 316 sfloat 379 33	2
307	$FP_{347} = FP_{345} = FP_{345} = FP_{345} = 346 = 32 + FP_{346} = 346 $	2
308	FP_{348} sfloat 411_{32} = FP_{347} sfloat 410_{32} + FP_{347} sfloat 410_{32}	2
309	FP_{349} sfloat 412_{64} = FP_{348} sfloat 411_{32}	
310	$\mathrm{FP}^{-}352$ sfloat $415^{-}64 = \mathrm{math}$. $\mathrm{atan}2(\mathrm{FP}^{-}349)$ sfloat $412^{-}64$,	
	FP 342 sfloat 405 64)	
311	${ m FP}$ 355 sfloat 418 ${ m 64}$ = ${ m FP}$ 352 sfloat 415 64 * 180.0	
312	FP_{358} sfloat 421_{64} = FP_{355} sfloat 418_{64} / 3.141592653589793	
313	FP_{361} sfloat $424_{32} = FP_{358}$ sfloat 421_{64}	
314	FP_{363} sfloat $426_{32} = FP_{313}$ sfloat 376_{32} * FP_{313} sfloat 376_{32}	2
315	FP_{364} sfloat $427_{32} = FP_{314}$ sfloat $377_{32} * FP_{314}$ sfloat 377_{32}	2
316	FP_{365} sfloat $428_{32} = FP_{363}$ sfloat $426_{32} + FP_{364}$ sfloat 427_{32}	2
317	$FP_{366} = sfloat_{429} = FP_{315} = sfloat_{378} = 32 * FP_{315} = sfloat_{378} = 32$	2
318	$FP_{367} = FP_{365} = FP_{365} = sfloat_{428} = 32 - FP_{366} = sfloat_{429} = 32$	2
319	$FP_{368} = sfloat_{431} = FP_{316} = sfloat_{379} = 32 * FP_{316} = sfloat_{379} = 32$	2
320	$FP_{369} \text{ sfloat } 432 32 = FP_{367} \text{ sfloat } 430 32 - FP_{368} \text{ sfloat } 431 32$	2
321	FP_{370} sfloat 433_{64} = FP_{369} sfloat 432_{32}	
322	FP_{373} sfloat $436_{32} = FP_{314}$ sfloat 377_{32} * FP_{315} sfloat 378_{32}	2
323	$FP_{374} sfloat_{437} 32 = FP_{313} sfloat_{376} 32 * FP_{316} sfloat_{379} 32$	2
324	FP 375 sfloat $438 32 = FP 373$ sfloat $436 32 + FP 374$ sfloat $437 32$	2
325	$FP_{376} \text{ sfloat} 439 32 = FP_{375} \text{ sfloat} 438 32 + FP_{375} \text{ sfloat} 438 33$	2
326	FP_377 sfloat 440_64 = FP_376 sfloat 439 32	
327	$\mathrm{FP}_380_\mathrm{sfloat}_443_64\ =\ \mathrm{math}$. $\mathrm{atan}2(\mathrm{FP}_377_\mathrm{sfloat}_440_64,$	
	$FP_370_sfloat_433_64)$	
328	$P_{383}_{101}_{446}_{446}_{44} = P_{380}_{101}_{443}_{443}_{44} * 180.0$	
329	${ m FP}_{386}_{sfloat}_{449}_{64} = { m FP}_{383}_{sfloat}_{446}_{64} / 3.141592653589793$	
330	FP_{389} sfloat $452_{32} = FP_{386}$ sfloat 449_{64}	
331		
332	return	
333	$FP_{313}_{sfloat}_{376}_{32}$,	
334	$\mathrm{FP}_314_\mathrm{sfloat}_377_32$,	
335	FP_{315} sfloat 378_{32} ,	
336	$FP_316_sfloat_379_32$,	
337	${ m FP}_333_{ m sfloat}_396_32 \ ,$	
338	$\operatorname{FP}_361_\operatorname{sfloat}_424_32$,	
339	FP_{389} sfloat 452_{32}	
340		

Listing A.4: Result of the Drone differential equation lifting

Appendix B

Installation Guide

Appendix B has an installation guide for the main tools used in the program. The installation of both Python 2 and 3 will be omitted, but note that they are necessary, and for most program installations a virtual environment is recommended.

B.1 Installation

B.1.1 virtualenvwrapper

For the installation of virtual envwrapper it is only necessary to install it from the Python package manager. Note that, it will need to be installed both for Python2 and Python3, which may require the use of the command with pip3.

```
$ pip install virtualenvwrapper
```

```
Listing B.1: Virtual
envwrapper installation for Python 2/3
```

Once installed, to create a new environment and change between environments just execute the following commands:

1	\$ mkvirtualenv	env2	#	Creation	n (of a	new	environment	
2	\$ workon env1		#	Switch	bet	ween	env	vironments	

Listing B.2: Virtual envwrapper environment creation & switch

And once the environment is set, the installation of libraries is as usual.

B.1.2 Jupyter Notebook

To install Jupyter Notebook:

\$ pip install notebook

Listing B.3: Jupyter notebook installation

IPython

IPython should be included with Jupyter Notebook, in case it is not included, the installation procedure is through the Python package manager:

\$ pip3 install ipython

Listing B.4: IPython installation

B.1.3 Ghidra

To install Ghidra, some packages and installations must be installed beforehand:

• Java Development Kit 11: Retrieve the latest release from https://www.oracle.com/java/technologies/javase/jdk11-archive-downloads.html. Install it and make sure that it is added to the PATH.

After installing Java, install Ghidra by following the next steps:

- Dwonload Ghidra's latest release from the release page https://github.com/NationalSecurityAgency/ghidra/releases
- Extract the downloaded program into a known folder.

To run ghidra, access the extracted folder thorugh command-line and execute

\$./ghidraRun

Listing B.5: Ghidra installation

Ghidra bridge

To install ghidra_bridge:

• Install the ghidra_bridge package:

¹ \$ pip install ghidra bridge

Listing B.6: Ghidra_bridge installation

• Install the server scripts to a directory on the Ghidra's script path (e.g., /ghidra_ scripts), or you can add more directories in the Ghidra Script Manager by clicking the "3 line" button left of the big red "plus" at the top of the Script Manager).

```
<sup>1</sup> $ python3 -m ghidra_bridge.install_server ~/ghidra_scripts
Listing B.7: Ghidra bridge script installation
```

B.1.4 radare2

Install radare2 from git:

```
$ git clone https://github.com/radareorg/radare2
```

```
<sup>2</sup> $ cd radare2
```

3 \$ sys/install.sh

Listing B.8: Radare2 installation

r2pipe

Install r2pipe through the Python manager:

```
$ pip3 install r2pipe
```

Listing B.9: R2pipe installation

r2ghidra

Install r2ghidra using the radare2 package manager:

```
<sup>1</sup> $ r2pm update
```

```
<sup>2</sup> $ r2pm -ci r2ghidra
```

Listing B.10: R2ghidra installation

Note: make sure that in the folder /.local/share/radare2/plugins there is a subfolder named r2ghidra-sleigh. If not, decompress the file named r2ghidra_sleigh -x.x.x.zip and change the resulting unzipped folder to r2ghidra-sleigh.

B.1.5 angr

install angr using the Python package manager:

\$ pip3 install angr

Listing B.11: Angr installation

Note: claripy should be installed as a dependency of angr. If it is not available or missing, please reinstall angr.

B.1.6 DaDRA

install DaDRA using the Python package manager:

\$ pip3 install — upgrade dadra

Listing B.12: DaDRA installation

B.1.7 ICSREF

ICSREF is more complicated to install. Make sure that Python 2 is used for the installation of this tool. Note: ICSREF is built on Python 2 and, as such, a virtual environment should be used for the installation (mkvirtualenv is recommended). The steps are as follows:

- Install the system dependencies:
- \$ sudo apt install git python-pip libcapstone3 python-dev libffi-dev build-essential virtualenvwrapper graphviz libgraphviz-dev graphviz-dev pkg-config

Listing B.13: ICSREF dependency installation

- Download ICSREF from git:
- \$ git clone https://github.com/momalab/ICSREF.git
- ² \$ cd ICSREF

Listing B.14: ICSREF download

"

- Install the python package dependencies from wheelhouse:
- ¹ \$ pip install —no-index —find-links=wheelhouse -r requirements.txt

Listing B.15: ICSREF wheelhouse dependency installation

"

- Create a bash alias:
- 1 \$ echo -e "\n# ICSREF alias\nalias icsref='workon icsref && python 'pwd'/icsref/icsref.py'\n" >> ~/.bash_aliases && source ~/.bashrc

Listing B.16: ICSREF bash alias creation
Appendix C

Sustainable Development Goals

This chapter explains the relationship this final research thesis has with the Sustainable Development goals, approved by the United Nations in 2015, as part of the 20130 Sustainable Agenda 53.

Each of these goals (Figure C.1) consists of a set of objectives that must be achieved in the next 10 years, up to 2030. Adopting these goals by governments and entities should improve poverty in the world, protect the planet, and ensure prosperity.



Figure C.1: United Nations Sustainable Development Goals

According to the World Commission for Environment and Development of the United Nations, "sustainable development is development that meets the needs of the present without compromising the ability of future generations to meet their own needs, guaranteeing the balance between economic growth, the environment and social wellness" 54.

The UN Sustainable Development Goals could be classified into three distinct categories, depending on their scope, economic, social, and ecological. (Figure C.2). This classification aims to give a new dimension to the SDGs, as all in all, the social and economic SDGs are integrated into the environment. Although their classification does not imply preference of one over the other, it acknowledges that some of the goals are basic and could not exist if the environmental are not followed.



Figure C.2: Sustainable Development Goals categories Source: Courtesy of Stockholm University - Azote Images [55]

Although at first it would seem that computer applications and software development may not have at first any SDG that matches it, upon further analysis, it is integrated into both SDG 9 and SDG 11.

• 9 - Industry, Innovation, and Infrastructure.

This project will innovate in new techniques for the safe implementation and verification of cyber-physical systems. With this development, both industry and infrastructure will be safer. Apart from that, it is part of innovation in the systems verification and security of systems fields. The widespread use of safer embedded systems will avoid unexpected failures and the use of these systems maliciously and, as such, more reliably industry and development.

• 11 - Sustainable Cities and Communities.

With the recent development of embedded systems in multiple areas, such as smart cities, building sensorization, and traffic control, it is vital to have the assurance that the implementation is correct. The devices are expected to avoid any harm to people, function properly, and provide safe environments. If any of these three characteristics is violated, the consequences for human development and life, and even the environment, could be catastrophic. With this, the advantage of this tool is that it provides new safeguards in the development and security of embedded systems. Checking and ensuring that these devices do not pose harm will make sustainable environments for human development.

All in all, even if software projects and technologies do not appear to be part of any Sustainable Development Goal, after further analysis, it is possible to see how technology development is both beneficial to society and how it can provide to the goals set by the United Nations.