Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/11531/24710
Título : A high-performance voltage sag detection algorithm for a dynamic voltage restorer
Autor : Roldan Perez, Javier
García Cerrada, Aurelio
Ochoa Giménez, Miguel
Zamora Macho, Juan Luis
Fecha de publicación :  4
Editorial : Institute of Electrical and Electronics Engineers; IEEE Industrial Electronics Society; Universidad (Cádiz, España)
Resumen : 
Dynamic Voltage Restorers (DVRs) are a costeffective solution to protect sensitive loads against voltage sags in medium- and high-power applications because the power required to compensate sags is only a fraction of the load rated power. Also, the energy storage requirements of DVRs can be greatly reduced by using minimum-power compensation of voltage sags. However, this compensation strategy can disturb sensitive loads and tends to saturate the injection transformer unless a slow phase rotation technique is used when a voltage sag is detected. The sag detection needs to be robust, but also fast to provide accurate results so that the DVR can work under all possible situations. This paper proposes and studies in detail a sag-detection algorithm for a DVR that, when designed and implemented carefully, provides excellent performance when the grid voltage contains harmonics and the grid frequency varies. All the algorithms proposed in this paper are tested on a 5 kVA prototype of a DVR.
Descripción : Capítulos en libros
URI : http://hdl.handle.net/11531/24710
Aparece en las colecciones: Artículos

Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
IIT-17-022A.pdf860,7 kBAdobe PDFVisualizar/Abrir     Request a copy


Los ítems de DSpace están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.