Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/11531/5484
Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.contributor.authorAlexandres Fernández, Sadotes-ES
dc.contributor.authorMatanza Domingo, Javieres-ES
dc.contributor.authorRodríguez-Morcillo García, Carloses-ES
dc.contributor.authorRamírez-Angulo, Jaimees-ES
dc.date.accessioned2016-01-15T11:26:10Z-
dc.date.available2016-01-15T11:26:10Z-
dc.date.issued2013-11-27es_ES
dc.identifier.urihttp://hdl.handle.net/11531/5484-
dc.descriptionCapítulos en libroses_ES
dc.description.abstractes-ES
dc.description.abstractPower Line Communications has been recently again seen by energy companies as a useful and natural technology for performing Automatic Meter Reading (AMR) within the currently smart grid network concept. This paper presents a hardware platform proposal for the physical communication layer using Power Line Communications technology and the PRIME parameters specifications. The hardware targets are ASIC and programmable logic devices. This platform aims also the assessment of the effects of different noise sources, main problem of power line technology. The platform is focused on introducing solutions in hardware to mitigate impulsive noise reported for authors in literature. It is well know that the physical noise, such as background and impulsive noise sources, generate severe disruptions in the communication channel. The platform is a first step to evaluate the communication performance with hostile environments in the physical layer.en-GB
dc.format.mimetypeapplication/pdfes_ES
dc.language.isoen-GBes_ES
dc.publisherCEIT (Centro de Estudios e Investigaciones Técnicas), Universidad de Navarra (San Sebastián, España)es_ES
dc.rightses_ES
dc.rights.uries_ES
dc.sourceLibro: Conference on Design of Circuits and Integrated Systems - DCIS 2013, Página inicial: 522-526, Página final:es_ES
dc.subject.otherInstituto de Investigación Tecnológica (IIT)es_ES
dc.titleDesigning a narrow band PLC front-end platformes_ES
dc.typeinfo:eu-repo/semantics/bookPartes_ES
dc.description.versioninfo:eu-repo/semantics/publishedVersiones_ES
dc.rights.accessRightsinfo:eu-repo/semantics/restrictedAccesses_ES
dc.keywordses-ES
dc.keywordsPower Line Communication, PRIME, OFDM, System on Chip, ASIC, Matlab, FPGAen-GB
Aparece en las colecciones: Artículos

Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
IIT-13-117A.pdf1,55 MBAdobe PDFVisualizar/Abrir     Request a copy


Los ítems de DSpace están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.